"Evaluation of Stencil Based Algorithm Parallelization over System-on-Chip ..."

Luis Castano-Londono et al. (2019)

> Home

Details and statistics

DOI: 10.1007/978-3-030-31019-6_5

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/wea2/Castano-Londono19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/wea2/Castano-Londono19
Luis Castano-Londono, Cristian Alzate-Anzola, David Marquez-Viloria, Guillermo Gallo, Gustavo Osorio:
Evaluation of Stencil Based Algorithm Parallelization over System-on-Chip FPGA Using a High Level Synthesis Tool. WEA 2019: 52-63

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.