"CCSDS 131.2-B-1 Serial Concatenated Convolutional Turbo Decoder ..."

Miguel Ángel Pérez Naranjo, Víctor P. Gil Jiménez (2023)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2023.3235966

access: open

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/NaranjoJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/NaranjoJ23
Miguel Ángel Pérez Naranjo, Víctor P. Gil Jiménez:
CCSDS 131.2-B-1 Serial Concatenated Convolutional Turbo Decoder Architecture for Efficient FPGA Implementation. IEEE Access 11: 7698-7713 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.