"Fast cacheline-based data replacement for hybrid DRAM and STT-MRAM main ..."

Chenji Liu et al. (2020)

> Home

Details and statistics

DOI: 10.1587/ELEX.17.20200090

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/LiuCHNS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/LiuCHNS20
Chenji Liu, Lan Chen, Xiaoran Hao, Mao Ni, Hao Sun:
Fast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory. IEICE Electron. Express 17(10): 20200090 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.