"A Verification-Aware Design Methodology for Thread Pipelining Parallelization."

Guo-An Jian et al. (2012)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.E95.D.2505

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/JianCCG12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/JianCCG12
Guo-An Jian, Cheng-An Chien, Peng-Sheng Chen, Jiun-In Guo:
A Verification-Aware Design Methodology for Thread Pipelining Parallelization. IEICE Trans. Inf. Syst. 95-D(10): 2505-2513 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.