"FPGA Hardware with Target-Reconfigurable Object Detector."

Yoshifumi Yazawa et al. (2015)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.2014OPP0008

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YazawaYTDYYF15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YazawaYTDYYF15
Yoshifumi Yazawa, Tsutomu Yoshimi, Teruyasu Tsuzuki, Tomomi Dohi, Yuji Yamauchi, Takayoshi Yamashita, Hironobu Fujiyoshi:
FPGA Hardware with Target-Reconfigurable Object Detector. IEICE Trans. Inf. Syst. 98-D(9): 1637-1645 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.