"Power-Delay-Error-Efficient Approximate Adder for Error-Resilient ..."

Vinay Kumar et al. (2019)

> Home

Details and statistics

DOI: 10.1142/S0218126619501718

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/KumarSUK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/KumarSUK19
Vinay Kumar, Ankit Singh, Shubham Upadhyay, Binod Kumar:
Power-Delay-Error-Efficient Approximate Adder for Error-Resilient Applications. J. Circuits Syst. Comput. 28(10): 1950171:1-1950171:14 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.