"A CCD/CMOS focal-plane array edge detection processor implementing the ..."

Lisa Dron McIlrath (1996)

> Home

Details and statistics

DOI: 10.1109/4.535407

access: closed

type: Journal Article

metadata version: 2022-07-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/McIlrath96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/McIlrath96
Lisa Dron McIlrath:
A CCD/CMOS focal-plane array edge detection processor implementing the multiscale veto algorithm. IEEE J. Solid State Circuits 31(9): 1239-1247 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.