"An 800-MHz 1-μm CMOS pipelined 8-b adder using true single-phase ..."

Robert Rogenmoser, Qiuting Huang (1996)

> Home

Details and statistics

DOI: 10.1109/4.494202

access: closed

type: Journal Article

metadata version: 2022-07-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/RogenmoserH96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/RogenmoserH96
Robert Rogenmoser, Qiuting Huang:
An 800-MHz 1-μm CMOS pipelined 8-b adder using true single-phase clocked logic-flip-flops. IEEE J. Solid State Circuits 31(3): 401-409 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.