"Beyond Eliminating Timing Margin: An Efficient and Reliable Negative ..."

Zhengguo Shen et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3220525

access: closed

type: Journal Article

metadata version: 2023-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShenSDLY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShenSDLY23
Zhengguo Shen, Weiwei Shan, Yuxuan Du, Ziyu Li, Jun Yang:
Beyond Eliminating Timing Margin: An Efficient and Reliable Negative Margin Timing Error Detection for Neural Network Accelerator Without Accuracy Loss. IEEE J. Solid State Circuits 58(5): 1462-1471 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.