"Accurate on-chip interconnect evaluation: a time-domain technique."

Krishnamurthy Soumyanath et al. (1999)

> Home

Details and statistics

DOI: 10.1109/4.760372

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SoumyanathBZB99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SoumyanathBZB99
Krishnamurthy Soumyanath, Shekhar Borkar, Chunyan Zhou, Bradley A. Bloechel:
Accurate on-chip interconnect evaluation: a time-domain technique. IEEE J. Solid State Circuits 34(5): 623-631 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.