default search action
"A pipelined area-efficient and high-speed reconfigurable processor for ..."
Mingyu Wang et al. (2016)
- Mingyu Wang, Fang Wang, Shaojun Wei, Zhaolin Li:
A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations. Microelectron. J. 47: 19-30 (2016)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.