"An On-Chip Fully Connected Neural Network Training Hardware Accelerator ..."

Tsung-Han Tsai, Ding-Bang Lin (2023)

> Home

Details and statistics

DOI: 10.1109/OJCAS.2023.3245061

access: open

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ojcands/TsaiL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ojcands/TsaiL23
Tsung-Han Tsai, Ding-Bang Lin:
An On-Chip Fully Connected Neural Network Training Hardware Accelerator Based on Brain Float Point and Sparsity Awareness. IEEE Open J. Circuits Syst. 4: 85-98 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.