"Low-Latency Digit-Serial Systolic Double Basis Multiplier over $\mbi ..."

Jeng-Shyang Pan et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TC.2012.239

access: closed

type: Journal Article

metadata version: 2023-06-26

- view
  authority control:
- export record
  dblp key:
  - journals/tc/PanAKLLCL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/PanAKLLCL14
Jeng-Shyang Pan, Reza Azarderakhsh, Mehran Mozaffari Kermani, Chiou-Yng Lee, Wen-Yo Lee, Che Wun Chiou, Jim-Min Lin:
Low-Latency Digit-Serial Systolic Double Basis Multiplier over $\mbi GF{(2^m})$ Using Subquadratic Toeplitz Matrix-Vector Product Approach. IEEE Trans. Computers 63(5): 1169-1181 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.