"Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative ..."

Grace Li Zhang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCAD.2017.2702632

access: closed

type: Journal Article

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhangLLSS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhangLLSS18
Grace Li Zhang, Bing Li, Jinglan Liu, Yiyu Shi, Ulf Schlichtmann:
Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(2): 392-405 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.