"An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal ..."

Indranil Hatai, Indrajit Chakrabarti, Swapna Banerjee (2015)

> Home

Details and statistics

DOI: 10.1109/TCSI.2015.2388838

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/HataiCB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/HataiCB15
Indranil Hatai, Indrajit Chakrabarti, Swapna Banerjee:
An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(4): 1071-1080 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.