"A 200-Mbps∼2-Gbps continuous-rate clock-and-data-recovery circuit."

Rong-Jyi Yang, Kuan-Hua Chao, Shen-Iuan Liu (2006)

> Home

Details and statistics

DOI: 10.1109/TCSI.2005.862071

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/YangCL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/YangCL06
Rong-Jyi Yang, Kuan-Hua Chao, Shen-Iuan Liu:
A 200-Mbps∼2-Gbps continuous-rate clock-and-data-recovery circuit. IEEE Trans. Circuits Syst. I Regul. Pap. 53-I(4): 842-847 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.