"Pipelined CPU Design With FPGA in Teaching Computer Architecture."

Jong-Hyuk Lee et al. (2012)

> Home

Details and statistics

DOI: 10.1109/TE.2011.2175227

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/te/LeeLYS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/te/LeeLYS12
Jong-Hyuk Lee, Seung-Eun Lee, Heon-Chang Yu, Taeweon Suh:
Pipelined CPU Design With FPGA in Teaching Computer Architecture. IEEE Trans. Educ. 55(3): 341-348 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.