"Optimized Design of Space Solar Array Simulator With Novel Three-Port ..."

Shanshan Jin et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TIE.2017.2772156

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/JinZWG18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/JinZWG18
Shanshan Jin, Donglai Zhang, Chao Wang, Yu Gu:
Optimized Design of Space Solar Array Simulator With Novel Three-Port Linear Power Composite Transistor Based on Multiple Cascaded SiC-JFETs. IEEE Trans. Ind. Electron. 65(6): 4691-4701 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.