"A Tunable Parameter, High Linearity Time-to-Digital Converter Implemented ..."

Jun Deng et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TIM.2021.3117373

access: closed

type: Journal Article

metadata version: 2022-09-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tim/DengYLSTT21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tim/DengYLSTT21
Jun Deng, Peng Yin, Xin Lei, Zhou Shu, Ming-Chun Tang, Fang Tang:
A Tunable Parameter, High Linearity Time-to-Digital Converter Implemented in 28-nm FPGA. IEEE Trans. Instrum. Meas. 70: 1-12 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.