"High-Throughput Bilinear Pairing Processor for Server-Side FPGA Applications."

Junichi Sakamoto et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2024.3402164

access: closed

type: Journal Article

metadata version: 2024-08-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/SakamotoFAYM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/SakamotoFAYM24
Junichi Sakamoto, Daisuke Fujimoto, Riku Anzai, Naoki Yoshida, Tsutomu Matsumoto:
High-Throughput Bilinear Pairing Processor for Server-Side FPGA Applications. IEEE Trans. Very Large Scale Integr. Syst. 32(8): 1498-1511 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.