"Design Techniques to Facilitate Processor Power Delivery in 3-D ..."

Qi Wu, Tong Zhang (2011)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2010.2053565

access: closed

type: Journal Article

metadata version: 2021-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/WuZ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/WuZ11
Qi Wu, Tong Zhang:
Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems. IEEE Trans. Very Large Scale Integr. Syst. 19(9): 1655-1666 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.