"An Efficient VLSI Architecture for Computing Decision Feedback Equalizer ..."

Thomas Sailer, Gerhard Tröster (2003)

> Home

Details and statistics

DOI: 10.1023/A:1023340005481

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/SailerT03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/SailerT03
Thomas Sailer, Gerhard Tröster:
An Efficient VLSI Architecture for Computing Decision Feedback Equalizer Coefficients from the Channel State Information. J. VLSI Signal Process. 35(1): 91-103 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.