"A level shifter with logic error correction circuit for extremely ..."

Yuji Osaki et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2011.6044899

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/OsakiHKN11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/OsakiHKN11
Yuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa:
A level shifter with logic error correction circuit for extremely low-voltage digital CMOS LSIs. ESSCIRC 2011: 199-202

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.