IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A 10-GS/s 8-bit 4-way interleaved folding ADC in 0.18 µm SiGe-BiCMOS
Huasen LiuDanyu WuLei ZhouYinkun HuangJian LuanXuan GuoDong WangXuqiang ZhengJin WuXinyu Liu
Author information
JOURNAL FREE ACCESS

2019 Volume 16 Issue 3 Pages 20181079

Details
Abstract

In this paper, a time-interleaved 10-GS/s 8-bit analog-to-digital converter (ADC) fabricated in 0.18 µm SiGe BiCMOS technology has been demonstrated. A 4 × 4 input multiplexer with good isolation and wide input bandwidth is proposed, which enables the ADC to support 1/2/4-channel sampling modes. In the track-and-hold (THA) stage, a switched emitter follower (SEF) topology with delayed dummy clock is introduced to minimize the overshoot effect of the SEF output. The ADC achieves spurious free dynamic range (SFDR) > 52 dBc and effective number of bits (ENOB) > 6.8 in low input frequencies. The analog input bandwidth is 5.6 GHz.

Content from these authors
© 2019 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top