Skip to content

Tags: pahanmendis/hdl

Tags

2021_R2

Toggle 2021_R2's commit message
Changed the default AD9081 profile for VCK190

* RX_mode=27, L=4, M=4, S=2, NP=12, Lane_rate=12.375 GHz
* TX_mode=23, L=4, M=4, S=2, NP=12, Lane_rate=12.375 GHz
* Ref_clk=375 MHz, Device_clk=125 MHz

add_ad4858_fmcz_zcu102

Toggle add_ad4858_fmcz_zcu102's commit message
ad4858_fmcz: add support for zcu102

The LVDS interface requires digital(delay) tuning by software.

2021_r1

Toggle 2021_r1's commit message
util_do_ram: Fix Rx path for interrupted transfers

When capture length is not programmed the DMA will interrupt the
transfer once it received all the samples he was set in its descriptor,
this case must be handled by resetting the read process and returning
an end of transfer (eot) to the data offload control logic.

2019_r2

Toggle 2019_r2's commit message
pluto: Fix dunf connection

usdrx1_legacy

Toggle usdrx1_legacy's commit message
USDRX1 ulstrasound hdl reference design

legacy_fmcomms7

Toggle legacy_fmcomms7's commit message
FMCOMMS7 hdl reference design

legacy_fmcjesdadc1_zcu102

Toggle legacy_fmcjesdadc1_zcu102's commit message
FMCJESDADC1 hdl reference design for ZCU102 carrier

legacy_fmcjesdadc1_a10soc

Toggle legacy_fmcjesdadc1_a10soc's commit message
FMCJESDADC1 hdl reference design for A10SOC carrier

axi_dmac_sg

Toggle axi_dmac_sg's commit message
Paul's attempt to add scatter-gather support for ADI AXI_DMAC IP

2019_r1

Toggle 2019_r1's commit message
hdl_2019_r1 release tag