PSK Qam2 PDF
PSK Qam2 PDF
PSK Qam2 PDF
KEYING
TOPICS
1.
Definition of PSK
2.
Generation/Detection of PSK
3.
Phase Diagram
4.
5.
DEFINITION
PSK
where a change
in phase can be
QPSK
8-PSK
16-PSK
GENERATION OF PSK
a.
b.
c.
PHASOR DIAGRAM
The entire phasor is not drawn only the relative position of its
peak.
BPSK Transmitter
(a) Balanced ring modulator; (b) Logic 1 input; (c) Logic 0 input.
10
12
SAMPLE PROBLEM
BANDWIDTH CONSIDERATIONS
14
OF
BPSK
BPSK RECEIVER
15
carrier frequency
Binary
dibit
The
QUATERNARYQPSK
PHASE
SHIFT KEYING
17
MODULATOR
QUATERNARY
PHASEMODULATOR
QPSK
SHIFT KEYING
18
QSample
UATERNARY
PHASE
Problem
SHIFT KEYING
For the QPSK modulator previously shown, construct the truth
table, phasor diagram, and constellation diagram.
Solution:
For a binary data input of Q=0 and I=0, the two inputs to the I
balanced modulator are 1 and sinwct, and the two inputs to the
Q balanced modulator are 1 and coswct.
Consequently, the outputs are
I balanced modulator = (-1)(sinwct) = -1.sinwct
Q balanced modulator = (-1)(coswct) = -1.coswct
And the output of the linear summer is
-1.coswct 1.sinwct = 1.414sin(wct - 135o)
For the remaining digit codes (01, 10, and 11), the procedure
is the same.
19
ASSIGNMENT 1
1.
2.
00
10
QUATERNARYQPSK
PHASE
SHIFT KEYING
MODULATOR
21
BANDWIDTH CONSIDERATIONS
QPSK
= 2fb/4 = fb/2.
22
OF
QUATERNARY
PHASE
BANDWIDTH
CONSIDERATIONS
SHIFT KEYING
OF
QPSK
BANDWIDTH CONSIDERATIONS
OF
QPSK
Sample Problem
modulator
24
Solution:
ASSIGNMENT 2
QPSK RECEIVER
27
QPSK RECEIVER
28
29
8-PSK MODULATOR
BIT SPLITTER
(SERIAL TO
PARALLEL)
fb
3
2-input DAC
2-input DAC
PULSE AMPLITUDE MODULATED
SIGNAL (4 LEVELS)
31
8-PSK GENERATION
0.541 sin(2pfct )
0
0
000
- 0.541v
- 1.307v
1.307 cos(2pfct )
32
1.41sin(2pfct 112.5 )
33
35
36
ASSIGNMENT 3
Provide the output phases, phase diagram and
constellation diagram for the following input
combination if the phase inverter will be changed
to -90deg and the carrier signal is cos wct
A. 001
B.110
C.101
D.111d`
E.010
fb
3
Bandwidth = Baudrate =
38
Sample Problem
FOR AN 8-PSK MODULATOR WITH A CARRIER
FREQUENCY OF 70 MHz AND AN INPUT BIT RATE
OF10 Mbps,
DETERMINE a) Bandwidth b) BAUD RATE
39
Given :
Solution:
fc 70 MHz
fb 10 MHz
fb
a) B
3.33 MHz
3
fb
4
fb
B
4
43