Scribd Logo
Upload

Welcome to Scribd!

  • 2K views

    2 Bit Multiplier Project Report

    Uploaded by

    Yogesh Goyal
    This project report describes the design of a 2-bit binary multiplier circuit using half adders. It includes an introduction explaining what a binary multiplier is and its applications. The working principle is then explained, showing how the partial products are generated and summed using half adders. The circuit diagram and truth tables for the AND, XOR, and BCD decoder gates used are provided. An image of the implemented project is also included.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    2 Bit Multiplier Project Report

    Uploaded by

    Yogesh Goyal
    2K views10 pages
    This project report describes the design of a 2-bit binary multiplier circuit using half adders. It includes an introduction explaining what a binary multiplier is and its applications. The working principle is then explained, showing how the partial products are generated and summed using half adders. The circuit diagram and truth tables for the AND, XOR, and BCD decoder gates used are provided. An image of the implemented project is also included.

    Original Description:

    sfdfdgdgdgd

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This project report describes the design of a 2-bit binary multiplier circuit using half adders. It includes an introduction explaining what a binary multiplier is and its applications. The working principle is then explained, showing how the partial products are generated and summed using half adders. The circuit diagram and truth tables for the AND, XOR, and BCD decoder gates used are provided. An image of the implemented project is also included.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    2K views10 pages

    2 Bit Multiplier Project Report

    Uploaded by

    Yogesh Goyal
    This project report describes the design of a 2-bit binary multiplier circuit using half adders. It includes an introduction explaining what a binary multiplier is and its applications. The working principle is then explained, showing how the partial products are generated and summed using half adders. The circuit diagram and truth tables for the AND, XOR, and BCD decoder gates used are provided. An image of the implemented project is also included.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    You are on page 1of 10

    PROJECT REPORT

    ON
    2 BIT MULTIPLIER
    USING HALF ADDER

    A Mini Project Submitted


    in Partial Fulfillment of the Requirements
    for the Degree of
    Bachelor Of Technology
    in
    COMPUTER SCIENCE
    AND ENGINEERING
    (2nd YEAR,CSE B2)

    by
    Student Name Roll No.
    YOGESH GOEL 1706042
    ATUL KUMAR 1706036
    ATMA RAM MEENA 1706035
    RAVENDER NAYAK 1606042

    COMPUTER SCIENCE AND ENGINEERING


    NATIONAL INSTITUTE OF TECHNOLOGY
    PATNA, BIHAR.
    PROJECT REPORT
    1. Introduction

    2. Working

    3. Circuit Diagram

    4. Truth Table

    5. Original image of project

    References

    [1]
    https://courses.cs.washington.edu/courses/cse370/06au/lectures/03-WorkComb.pdf

    [2]
    https://en.wikipedia.org/wiki/Binary_multiplier

    [3]
    https://www.electronicshub.org › Combinational Logic Circuits
    INTRODUCTION

    A binary multiplier is a combinational logic circuit used in digital


    systems to perform the multiplication of two binary numbers.
    These are most commonly used in various applications especially
    in the field of digital signal processing to perform the various
    algorithms.

    Commercial applications like computers, mobiles, high speed


    calculators and some general purpose processors require binary
    multipliers.

    Compared with addition and subtraction, multiplication is a


    complex process. In multiplication process, the number which is to
    be multiplied by the other number is called as multiplicand and the
    number multiplied is called as multiplier.
    WORKING

    Let us consider two unsigned 2 bit binary numbers A and B to


    generalize the multiplication process. The multiplicand A is equal
    to A1A0 and the multiplier B is equal to B1B0. The figure below
    shows the multiplication process of two 2 bit binary numbers.

    The first partial product is obtained by the AND gate which is


    nothing but a least significant bit of the multiplication result. Since
    the second partial product is shifted to the left position, the first
    partial second term and second partial product first term is added
    by half adder and produce the sum output along with the carry out.

    This carry out is added at the next half adder as an input as shown
    in figure. Likewise, it produces the multiplication result of two
    binary numbers by using the simple circuit configuration. The
    multiplication of the two 2 bit number results a 4-bit binary number.
    CIRCUIT DIAGRAM
    MATERIAL REQUIRED:

     IC 7408(AND GATE)
     IC 7486(XOR GATE)
     IC 7447(BCD To Seven Segment)
     Seven Segment Display.
     1 Resistor 470 Ohm.
     Wires.

    IC 7408
    7408 IC is a QUAD 2-Input AND GATES and contains four
    independent gates each of which performs the logic AND function.

    IC 7486
    7486 Quad 2-input Exclusive-OR Gate. The Exclusive-OR logic
    function is a very useful circuit that can be used in many different
    types of computational circuits.
    IC 7447
    74LS47 is a BCD to 7-segment decoder/driver IC. It accepts a
    binary coded decimal as input and converts it into a pattern to
    drive a seven-segment for displaying digits 0 to 9. Binary coded
    decimal (BCD) is an encoding in which each digit of a number is
    represented by its own binary sequence (usually of four bits).

    BCD TO SEVEN SEGMENT DISPLAY

    A binary coded decimal (BCD) to 7-segment display decoder such as


    the TTL 74LS47 or 74LS48, have 4 BCD inputs and 7 output lines,
    one for each LED segment. This allows a smaller 4-bit binary number
    (half a byte) to be used to display all the denary numbers
    from 0 to 9 and by adding two displays together, a full range of
    numbers from 00 to 99 can be displayed with just a single byte of
    eight data bits.
    TRUTH TABLE

    BCD DECODER
    AND GATE

    XOR GATE
    ORIGINAL IMAGE OF PROJECT

    ADVANTAGES

    It is valid for Two Bits Binary Number efficiently .Also


    Used for 4 Bit and 8 Bit Number.

    DISADVANTAGES

    It take more time Delay due to Presence of More AND


    Gate and XOR gate. Therefore, another tools take less
    time delay like using of Adriano.

    You might also like