Analog Electronics GATE IES PSU Study Materials PDF
Analog Electronics GATE IES PSU Study Materials PDF
Analog Electronics GATE IES PSU Study Materials PDF
Electronics Engineering
EC/E & T
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 2
CONTENT
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 3
CHAPTER-1
DIODE APPLICATION
1. Rectifier: A diode rectifier (alternating to unidirectional converter) forms an essential building block
of the dc power supplies required to electronic equipment.
FWR
Important Terms
Vac rms
r
Vdc
Vdc2
2
V
2
Vrms
rms 1 Vrms Vac2 rms Va2 c
Vdc Vdc
Hence, r F2 1
Peak value
2. Crest Factor: C
RMS value
3. Ripple Voltage: Ripple voltage is defined as deviation of output voltage from it’s DC value
+ +
DC value = Vdc
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 4
4. PIV (Peak Inverse Voltage)
It is maximum voltage applied to diode in reverse bias condition and decide voltage handling capacity
of diode circuit.
Output Rectifier
V VDC VAC
Vrms (VDC ) 2 (VACrms ) 2
VACrms Vrms
2
VDC
2
V
6
2
d
VDC 4
2
VACrms
2
2
2
Vrms 4 2
16 2 18
2
2
VACrms 1
Ripple Factor (r) 2 0.35
Vdc 4 2 2
Form Factor
Vrms 18
F 1.06
VDC 4
Rectifier
1. Half wave rectifier
2. Full wave rectifier
(a) Centre taped rectifier (b) Bridge rectifier
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 5
+Vm
2 3
–Vm
Vo
Vm
Diode Diode Diode
ON OFF ON
During +ve half cycle of supply voltage diode on and during –ve half it is off.
1. Vavg = VDC
1 V
=
2 0
Vm sin t d (t ) m
1
2
1
V
2. Vrms Vm2 sin 2 t d (t ) m
2 0 2
3. Form Factor
Vm
Vrms
F= 2 1.58
VDC V m 2
4. Ripple Factor
2
r F2 1 1 1.21
2
5. Crest Factor:
Peak value Vm
C 2
RMS value Vm
2
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 6
6. Rectifier Efficiency:
DC output power P
100 dc
AC input power A AC
Vm I m Vm I m Vm
Pdc Vo Io 2 Im R
L
Vm
RMS output voltage Vrms
2
Vrms V I
RMS output current I rms m m
RL 2RL 2
Vm I m Vm I m
Pac Vrms I rms
2 2 4
Vm I m
2 40.53%
Pdc 2 4
(%)
Pac Vm I m
4
Vm I m
0.286
Pdc 2
7. TUF :
VA rating of transformer Vm I m
2 2
Voltage is available for full time period and current is available for half of time period
Note: Transformer is under utilized
f r rs
Vi D Vo
Vi 0 ON Vi
Vi 0 OFF 0
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 7
Thevenin equivalent of half wave rectifier
Rth
RL
Vth
VTH
I dc
RTH RL
Vm sin t Vr Vm sin t
IL
RS RF RL RS RF RL
1 Vm
I dc
2
o
I L d (t ) I m' sin t where I m'
RS RF RL
1 1
I dc
2
o
I L d (t )
2
o
I m' sin(t )d (t )
I' Vm / VTh
m
RS RF RL RTh RL
Vm
Thus VTh
RTh RS RF
Drawbacks :
Excessive ripple factor =1.21
Low rectifier efficiency
Low TUF
d.c. Saturation of transformer secondary
Vo
super diode
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 8
fr 2 fs
2
r F 1
2
1 0.48
2 2
(v) Crest Factor
Vm
C 2
Vm
2
(vi) Rectifier Efficiency
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 9
Pdc 4 Vm I m
% 100 2
Pac Vm I m
2
8 Vm
Im R
2 L
4
Vm I m
(vii) TUF =
Pdc
2
0.672
VA Rating of transformer 0.6035 Vm I m
Note: In FWR case utilization of transformer takes place in both +ve and –ve half hence TUF increases.
(viii) PIV = 2Vm ; Higher PIV is disadvantages to circuit as it effect diode operation.
Slope = +1
Slope
=–1 t
Vi
Thevenin equivalent of full wave rectifier
R th
Vth RL
Vth
I th
RL Rth
Vm sin t Vr Vm sin t Vm
IL I m' sin t I m'
RS RF RL RS RF RL RS RF RL
1 2 I m' 2Vm /
I dc
2
o
I L d (t )
RS RF RL
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 10
2Vm
Vth RTh RS RF
2. Bridge Type FWR (Using Ideal Diode):
Vm
t
t
– Vm
Vo
D1 D2 ON D1 D2 OFF D1 D2 ON
+ Vm D3 D4 OFF D3 D4 ON D3 D4 OFF t
2 3
Vm
(ii) RMS value: Vrms
2
(iii) Form factor: F 1.11
2 2
Note: As waveform is some for centre tapped and bridge type FWR hence above (v) quantities are same.
(vii) PIV = Vm
Key Points:
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 11
(i) Both full wave rectifiers are better than the half wave rectifier in so far as voltage ripple factor,
rectification efficiency, TUF and crest factor are concerned.
(ii) TUF of bridge type FWR is better than centre tapped FWR therefore transforms required in the centre
tapper FWR is bulky.
(iii) PIV of diodes in bridge rectifier is half of that of the diodes used in centre tapped FWR.
(iv) Overall, a bridge rectifier using four diodes is more economical.
Filter Circuits:
As the output of the rectifier circuit is pulsating DC containing AC and DC component filter circuits
are used to suppress the AC component.
It reduces ripple factor to negligible value.
Important components of the filters are capacitor and inductor.
D2
Vo
Rectifier +
Vo C RL
–
Here, ripple voltage is approximated as triangular waveform and on this basis d.c. and r.m.s value is
calculate.
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 12
A capacitor C across load R L offers direct short circuit to AC component, these are therefore not
allowed to reach the load. However dc gets stored in the form of energy in C and this allows the
maintence of almost constant dc output voltage across the load.
C-filter is suitable for load having low current (High Load Resistance)
1
HWR with C-filter Ripple factor r =
2 3 f CR L
1
FWR with C-filter Ripple factor r =
4 3 f CR L
1
Vdc Vm Vrpp
2
Vdc
Vrpp
FC RL
2Vm
Vrpp
1 2 FC RL
Rectifier
L
RL
An inductor L in series with load R L reduces the ac component or ac ripples because L in series with
L-filter is suitable for loads requiring high load current (low value of R L ).
Note: In both C-filter and L-filter, time constant should be large for better waveform i.e.,
L
CR L should be high.
RL
2 1
(ii) Ripple factor (r) =
2
3 2 X
1 L
RL
= Z L for FWR
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 13
Rectifier
L
C RL
An LC filter consists of inductor L in series with the load and capacitor C across the load. This filter
possesses the advantage of both L filter and C filter.
2 XC
Ripple factor r =
3 XL
1
Note: (i) Ripple factor (r) is independent of R L (ii) r
f2
Voltage Regulator
Voltage regulator is a circuit whose purpose is to provide constant DC voltage between it’s output
terminals.
Voltage regulator circuits can be implemented using Zenner diode, transistors, etc.
R I
+ + IZ IL
Vi
– V2 RL Vo
IZK K NEE current = The minimum current flowing through the zener diode when zener
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 14
For satisfactory operation of circuit.
I IZK IL
Vi Vo
I ZK I L
R
150
+
50 V Vz 5 Vo
–
5
Solution: Voltage across reverse bias zener diode = 50 1.612 V
150 5
This voltage is less than VZ hence zener is off and IZ 0 hence PZ VZIZ 0
Example. If in the above problem 5 resistor is replaced by 100 resistor. Now find PZ?
100
Vo 50 20 V
150 100
Now Vo VZ
50 15
I 0.23 A
150
15
IL .15 A
100
PZ VZ IZ 15 0.08 watts
= 1.2 watts
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 15
VR
+Ve
Clipper
VR
–Ve
Clipper
+vR
Two level
Clipper
–vR
D
D
Vi Vi Vo
VR
Range of Vi D Vo Range of Vi D Vo
Vi VR OFF Vi Vi VR ON Vi
Vi VR ON VR Vi VR OFF VR
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 16
Transfer Curve
Vo
Vo
VR
VR
Vi VR Vi
VR
Wave form
Vo Vo
VR VR
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com
Analog Elecctronics-EC Postal Correspondence Course 17
36 052187 ANOOP A ECE
37 008233 ARPIT SHUKLA ECE
38 106114 MANISH GUPTA EE
41 018349 VINAY GUPTA ECE
44 098058 LEENA P MARKOSE EE
45 029174 NAVNEET KUMAR KANWAT EE
Postal Course ( GATE & PSUs) © 2015 ENGINEERS INSTITUTE OF INDIA® . All Rights Reserved
28-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi-110016. Ph. 011-26514888. www.engineersinstitute.com