Linear Integrated Circuits

EEL-469

LAB JOURNAL

Name: Muhammad Shahzaib Baig

Enrollment No. : 01-133162-076

Class: BEE-8B

DEPARTMENT OF ELECTRICAL ENGINEERING

BAHRIA UNIVERSITY

ISLAMABAD CAMPUS
 LIST OF EXPERIMENTS

Obtained
Exp No. Title Signature
Marks

1 Implementation of inverting and non-inverting amplifier

2 Implementation of difference and summing amplifier

3 Implementation of integrator and differentiator

4 Implementation of comparator using op-amp

5 Implementation of active low pass and high pass filter

6 Implementation of series voltage regulator

7 Schematic and PCB Design of Analog Circuits using Altium Software

8 Design of PCB for Complex Integrated Circuits using Altium

9 Implementation of RC Phase Shift Oscillator

10 Implementation of analog to digital converter

11 Implementation of 4-bit weighted DAC using Resistor

12 Implementation of voltage regulator using IC 723

13 Implementation of digital to analog converter

14 Open Ended Lab

 EXPERIMENT 01
Implementation of Inverting and Non Inverting Amplifier
Objectives:
To design and implement Inverting, Non-inverting amplifier using op-amp and test its
performance.
Equipment / Tools:
 Trainer
 LM741
 Function Generator
 DC voltage source
 Resistors
 Jumper Wires
 Oscilloscope
Background:
An operational amplifier or op-amp is a linear integrated circuit that has a very high voltage gain,
high input impedance and low output impedance. Op-amp has five basic terminals, that is, two
input terminals, one o/p terminal and two power supply terminals. Pin2 is called the inverting
input terminal and it gives opposite polarity at the output if a signal is applied to it. It produces a
phase shift of 180 degree between input and output. Pin3 is called the non-inverting terminal that
amplifies the input signal without inversion, i.e., there is no phase shift or i/p is in phase with
o/p. The op-amp usually amplifies the difference between the voltages applied to its two input
terminals. Two further terminals pins 7 and 4 are provided for the connection of positive and
negative power supply voltages respectively. Terminals 1 and 5 are used for dc offset. The pin 8
marked NC indicates ‘No Connection’.

1
 Fig 1.1: LM-741 IC
The block diagram of op-amp shows two difference amplifiers, a buffer for less loading, a level
translator for adjusting operating point to original level and o/p stage. An ideal op-amp should
have the following characteristics:
 Infinite bandwidth
 Infinite input resistance
 Infinite open loop gain
 Zero output resistance
 Zero offset.
Op-amps have two operating configurations; open loop and closed loop. In open loop
configuration, it can operate as a switch but gain is uncontrolled. In closed loop configuration,
gain can controlled by feedback resistance R f and input resistance Rin.
Procedure:
 Connect the given circuit on the breadboard of the trainer.
 Provide the op-amp with biasing voltage of +15v and -15v.
 It is an inverting amplifier as source voltage in given at the Vi-.
 Vi+ is connected to the ground.
 Provide the i/p signal of 30mVp_p and 100 Hz from the frequency generator.
 At the o/p, measure the gain using oscilloscope.
 Do the experiment with two different inputs.
 And now perform it again by making the op_amp non _inverting i.e. voltage source is on
Vi+ and Vi- is grounded.
2
Fig 1.2: Model graph for inverting op-amp

Fig 1.3: Model graph for non-inverting

3
 Fig 1.4: Inverting amplifier
Gain Calculation:
Table 1.1: Gain for inverting amplifier
R1 R2 Calculated Gain Measured Gain
(Vo/Vin)
1K 33K -33 -33
10K 86K -8.6 -8.6

Fig 1.5: Non inverting amplifier

4
Gain Calculation:
Table 1.2: Gain for non inverting amplifier
R1 R2 Calculated Gain Measured Gain
(Vo/Vin)
1K 33K 34 34
10K 86K 9.6 9.6

5
Lab Task:

CONCLUSION
In this lab we have implemented the inverting and non-inverting amplifier with and tested its
working practically.

.…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
6
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
7
 EXPERIMENT 02
Implementation of summing and difference amplifier
Objectives:
To design and implement difference, summing op-amp and test its performance.
Equipment / Tools:
 LM741
 Jumper Wires
 Resistor
 ETS-7000 trainer
 Oscilloscope
 Function Generator
Background:
Difference amplifier uses both inverting and non-inverting inputs with a gain of one to produce
an output equal to the difference between the inputs. Suppose we wish to produce an output
voltage that equals the mathematical difference between two input signals. This operation can be
performed by using the op-amp in differential mode, where the signals are connected through
appropriate resistor network to the inverting and non-inverting terminal. An alternative way to
obtain the difference between two scaled signal inputs is to use two inverting amplifiers. It is
also possible to sum several signal voltages in one operational amplifier circuit and at the same
time scale each by a different factor. Following diagrams illustrate the above discussion.
Procedure:
 Use trainer ETS-7000.
 Connect the circuit as shown in diagram on the breadboard.
 Provide LM741 with +12V and -12VVcc and Vee voltages.
 By adjusting the amplitude and frequency knobs of the function generator, appropriate
input voltage is applied to the inverting input terminal of the Op-Amp.
 The subtracted and summation o/p will be received at the o/p in the form of a wave as
shown in graph.
 Observe the output signal

8
Fig 2.1: Difference Op-Amp Circuit Diagram:

Fig 2.2: Summation Op-Amp Circuit Diagram:

9
 Summing amplifier

S.No V1(volts) V2 (volts) Output

1 1 1 2

2 1 2 3

3 3 1 4

4 3 2 5

Difference amplifier

S.No V2 (volts) V1 (volts) Output

(non-inverting terminal) (inverting terminal) (volts)
1 4 1 3
2 4 2 2
3 3 3 0
4 3 2 1

10
Lab Task:

CONCLUSION
In this lab we have implemented the summing and difference amplifier.

…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………

11
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
12
 EXPERIMENT 03
Implementation of integrator and differentiator
Objectives:
To design and implement integrator and differentiator circuit using op-amp and test its
performance.
Equipment / Tools:
 LM741
 Jumper Wires
 Capacitor
 Resistor
 ETS-7000 trainer
 Oscilloscope
Background (Differentiator):
The differentiator circuit performs the mathematical operation of differentiation; that is, the
output waveform is the derivative of the input waveform. The differentiator may be constructed
from a basic inverting amplifier if an input resistor R1 is replaced by a capacitor C1. The
expression for the output voltage is given as,
VO = - Rf C1 (dVi/dt)
0
Here the negative sign indicates that the output voltage is 180 out of phase with the input
signal. A resistor Rcomp= Rf is normally connected to the non-inverting input terminal of the op-
amp to compensate for the input bias current. An electronic differentiator produces an output
waveform whose value at any instant of time is equal to the rate of change of the input at that
point in time. It is just opposite to the integration process. In fact integration is called “anti-
differentiation”. The differentiator is most commonly used in wave shaping circuits to detect
high frequency components in an input signal and also as a rate–of–change detector in FM
modulators.

13
 Fig 3.1: Op-amp as Differentiator

Procedure:

 Use trainer ETS-7000.

 Connect the circuit of differentiator on the breadboard.
 Provide LM741 with +12V and -12VVcc and Vee voltages.
 By adjusting the amplitude and frequency knobs of the function generator, appropriate
input voltage is applied to the inverting input terminal of the Op-Amp.
 The differentiated o/p will be received at the o/p in the form of a wave as shown in graph.
 Perform the experiment using two different capacitors values at different times.
 Observe the output signal.

14
Model Graph:

Fig 3.2: Model graph for Differentiator

Background (Integrator):
A circuit in which the output voltage waveform is the integral of the input voltage waveform is
the integrator. Such a circuit is obtained by using a basic inverting amplifier configuration if the
feedback resistor Rf is replaced by a capacitor Cf . The expression for the output voltage is given
as,
VO = - (1/RfC1) ∫Vi dt
0
Here the negative sign indicates that the output voltage is 180 out of phase with the input
signal. The input signal will be integrated properly if the Time period T of the signal is larger
than or equal to Rf Cf. That is,
T ≥ RfCf
Integrator’s output amplitude decreases with frequency, it is a kind of a low pass filter. It is
sometime called a smoothing circuit, because the amplitude of high frequency components in a
complex waveform are reduced. This feature is useful for reducing high frequency noise in a
signal. The integrator is most commonly used in analog computers to obtain real time solutions
to differential equation, ADC and signal-wave shaping circuits.

15
 Fig 3.3: Op-amp as Integrator
Procedure:
 Use trainer ETS-7000.
 Connect the circuit as a integrator on the breadboard.
 Provide LM741 with +15V and -15V Vcc and Vee voltages.
 Give a Square wave of 1KHZ and 50mVp_p on the input.
 The integrated o/p will be received at the o/p in the form of a triangular wave.
 Perform the experiment using two different capacitors values at different times.
 Observe the output signal.

Fig 3.4: Model graph for Differentiator

16
Draw the input and output waveforms

Op-amp as Integrator

Input wave form Output waveform

17
Op-amp as Differentiator

Input wave form Output waveform

18
Lab Task:

CONCLUSION
In this lab we have implemented the differentiator and integrated and verified the result with
theory.

…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
19
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………

…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………

20
 EXPERIMENT 04

Implementation of comparator using op-amp

Objectives:
To design and implement Op-Amp as a comparator and also how to generate PWM using op-
amp.
Equipment / Tools:
 LM741
 Jumper Wires
 Resistor
 ETS-7000 trainer
 Oscilloscope
 Function Generator
Background:
Voltage comparator is a circuit which compares two voltages and switches the output to either
high or low state depending upon which voltage is higher.
Non-Inverting Comparator:
In Non-inverting comparator the reference voltage is applied to the inverting input and the
voltage to be compared is applied to the non-inverting input. Whenever the voltage to be
compared (VIN) goes above the reference voltage, the output of the opamp swings to positive
saturation (V+) and vice versa. Actually what happens is that, the difference between VIN and
Vref, (VIN – Vref) will be a positive value and is amplified to infinity by the operational
amplifier. Since there is no feedback resistor Rf, the opamp is in open loop mode and so the
voltage gain (Av) will be close to infinity. So the output voltage swings to the maximum possible
value ie; V+. Remember the equation Av = 1 + (Rf/R1). When the VIN goes below Vref, the
reverse occurs.
Inverting comparator:
In the case of an inverting comparator, the reference voltage is applied to the non-inverting input
and voltage to be compared is applied to the inverting input. Whenever the input voltage (Vin)
goes above the Vref, the output of the opamp swings to negative saturation. Here the difference
between two voltages (Vin-Vref) is inverted and amplified to infinity by the opamp. Remember
21
the equation Av = -Rf/R1. The equation for voltage gain in the inverting mode is Av = -
Rf/R1.Since there is no feedback resistor, the gain will be close to infinity and the output voltage
will be as negative as possible ie; V-.

Fig 4.1: Op-amp as Comparator

Procedure
 Use trainer ETS-7000.
 Connect the circuit as shown in diagram on the breadboard for non-inverting comparator.
 Provide LM741 with +12V and -12VVcc and Vee voltages.
 By adjusting the amplitude and frequency knobs of the function generator, appropriate
input voltage is applied to the non-inverting input terminal of the Op-Amp.
 The reference voltage is set using the voltage divider network comprising of R1 and R2.
Vref = (V+/ (R1 + R2)) x R2.
 Substituting the values given in the circuit diagram into this equation gives Vref = 6V.
 Whenever Vin goes above 6V, the output swings to ~+12V DC and vice versa.
 Observe the output signal.

22
Background (PWM):
Pulse width modulation (PWM) is a method of changing the duration of a pulse with respect to
the analog input. The duty cycle of a square wave is modulated to encode a specific analog signal
level. This pulse width modulation tutorial gives you the basic principle of generation of a PWM
signal. The PWM signal is digital because at any given instant of time, the full DC supply is
either ON or OFF completely. PWM method is commonly used for speed controlling of fans,
motors, lights in varying intensities, pulse width modulation controller etc. These signals may
also be used for approximate time-varying of analogue signals. Below you can see the pulse
width modulation generator circuit diagram (pulse width modulator) using op amp. PWM is
employed in a wide variety of applications, ranging from measurement and communications to
power control and conversion. Pulse width modulation dc motor control is one of the popular
circuits in Robotics.
Procedure:
 Use trainer ETS-7000.
 Connect the circuit as shown in diagram on the breadboard.
 Provide LM741 with +12V and -12VVcc and Vee voltages.
 Provide sine wave on non-inverting terminal and triangular wave on inverting terminal.
 It compares both the input voltages, i.e. the saw tooth waveform and the message signal
(sine wave).
 The duration for which the instantaneous value of sine wave is above that of saw tooth,
op amp switches to +Vcc since the sine wave input is connected to the non-inverting
input of the op amp.
 Also when the value of sine wave is less than the instantaneous value of saw tooth, op
amp switches to -Vcc.
 Thus we get a pulse waveform that swings between +Vcc and –Vcc.
 That is the pulse width changes according to the message signal (Width of the pulse is
modulated)
 By adjusting the amplitude and frequency knobs of the function generator, appropriate
input voltage is applied to the non-inverting input terminal of the Op-Amp.
23
 Observe the output signal.

Fig 4.2: Op-amp as PWM

24
NON INVERTING COMPARATOR OUTPUT

Draw its output waveforms

INVERTING COMPARATOR OUTPUT

Draw its output waveforms

25
26
Lab Task:

CONCLUSION
In this lab we have implemented inverting and non-inverting op-amp as a comparator.

…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………

27
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
28
 EXPERIMENT 05

Implementation of Active Low Pass and High Pass Filter

Objectives:
To design and implement low pass filter using LM741 and test its performance.
Equipment / Tools:
 LM741
 Jumper Wires
 Resistor
 Capacitor
 ETS-7000 trainer
 Oscilloscope
 Function Generator
Background:
By definition, a low-pass filter is a circuit offering easy passage to low-frequency signals and
difficult passage to high-frequency signals. The actual amount of attenuation for each frequency
varies depending on specific filter design. A low-pass filter is the opposite of a high-pass filter.
A band-pass filter is a combination of a low-pass and a high-pass.
Low-pass filters exist in many different forms, including electronic circuits (such as a hiss
filter used in audio), anti-aliasing filters for conditioning signals prior to analog-to-digital
conversion, digital filters for smoothing sets of data, acoustic barriers, blurring of images, and so
on. The moving average operation used in fields such as finance is a particular kind of low-pass
filter, and can be analyzed with the same signal processing techniques as are used for other low-
pass filters. Low-pass filters provide a smoother form of a signal, removing the short-term
fluctuations, and leaving the longer-term trend. In an electronic low-pass RC filter for voltage
signals, high frequencies in the input signal are attenuated, but the filter has little attenuation
below the cutoff frequency determined by its RC time constant. For current signals, a similar
circuit, using a resistor and capacitor in parallel, works in a similar manner.
The high-frequency roll-off in the op amp circuit is due to the internal capacitance of the 741
chip being in parallel with the feedback resistor, Rf. If you add an external capacitor, Cf, in
29
parallel with the feedback resistor Rf, you can reduce the upper frequency cutoff point. Filters
are used widely to extract desired frequency components from complex signals and rejected
ones, such as noise. Passive filters are those constructed with resistor, capacitor, and inductor.
Active filter employ active components such as transistor, operational amplifier along with
resistor capacitor network. Inductors are rarely used with active filter.
Procedure:
 Use trainer ETS-7000.
 Connect the circuit as shown in diagram on the breadboard.
 Provide LM741 with +12V and -12V Vcc and Vee voltages.
 By adjusting the amplitude and frequency knobs of the function generator, appropriate
input voltage is applied to the non-inverting input terminal of the Op-Amp.
 Observe the output signal with different values.

Fig 5.1: Op-amp as Low Pass Filter

30
Background (High pass filter):
A high-pass filter (HPF) is an electronic filter that passes high frequency
signals but attenuates (reduces the amplitude of) signals with frequencies lower than the cutoff
frequency. The actual amount of attenuation for each frequency varies from filter to filter. A
high-pass filter is usually modeled as a linear time-invariant system. It is sometimes called a low-
cut filter or bass-cut filter. High-pass filters have many uses, such as blocking DC from circuitry
sensitive to non-zero average voltages or RF devices.
Procedure:
 Use trainer ETS-7000.
 Connect the circuit as shown in diagram on the breadboard.
 Provide LM741 with +12V and -12V Vcc and Vee voltages.
 By adjusting the amplitude and frequency knobs of the function generator, appropriate
input voltage is applied to the non-inverting input terminal of the Op-Amp.
 Observe the output signal.

Fig 5.2: Op-amp as High Pass Filter

31
 ACTIVE LOW PASS FILTER

S.no Vin Frequency Vout Gain

Hz

1 5 100 10.6V 2.12

2 5 300 10.3V 2.06

3 5 500 9.85V 1.97

4 5 1K 8.31V 1.66

5 5 2K 4.30V 0.86

6 5 10K 0.87V 0.17

7 5 50K 0.15V 0.03

8 5 75K 88.2mV 0.017

9 5 100K 58.2mV 0.011

32
 ACTIVE HIGH PASS FILTER

S.no Vin Frequency Vout Gain

Hz

1 5 100 58.4mV 0.012

2 5 200 0.15V 0.03

3 5 300 0.87V 0.17

4 5 400 4.30V 0.86

5 5 500 6.71V 1.34

6 5 1K 8.31V 1.66

7 5 2K 9.85V 1.97

8 5 3K 10.3V 2.06

9 5 5K 10.6V 2.12

33
Lab Task:

CONCLUSION
In this lab we have implemented the active high pass filter and the active low pass filter.

…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………

34
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
35
 EXPERIMENT 06

Implementation of series voltage regulator

Objectives:
To design and implement series voltage regulator using LM 741
Equipment / Tool:
 LM741
 Zener Diode
 Oscilloscope
 Function Generator
Background:
Series voltage regulator is used to maintain a precise voltage regardless of the current drawn by
the load. Three basic components are needed to achieve good voltage regulation. A precision
reference (zener diode) to set the output voltage. A muscle component (transistor) to deliver the
required current. An automatic controller (op-amp) to adjust the transistor drive. The “prime
directive” of the op amp is to adjust the base drive of Q1 delivering the required load current
while keeping the output voltage at a fixed value.
Procedure
 Use lm 741
 Connect the circuit as shown in diagram on the breadboard.
 Provide LM741 with +12V and -12V Vcc and Vee voltages.
 Observe the output signal with different input voltage

36
Fig 9.1: Op-amp as series voltage regulator

37
Lab Task:

CONCLUSION
In this lab we have implemented the series voltage regulator using op-amp and studied its
working.

…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
38
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
39