TLC 5971

TLC5971
www.ti.com SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012
12-Channel, 16-Bit, Enhanced Spectrum, PWM, RGB, LED Driver with

3.3-V Linear Regulator
Check for Samples: TLC5971
1FEATURES APPLICATIONS
•
23 12 Constant-Current Sink Output Channels • RGB LED Cluster Lamp Displays
• Current Capability: 60 mA per channel
• Grayscale (GS) Control with Enhanced DESCRIPTION
Spectrum PWM: The TLC5971 is a 12-channel, constant-current sink
16-bit (65536 steps) driver. Each output channel has individually
adjustable currents with 65536 PWM grayscale (GS)
• Global Brightness Control (BC): steps. Also, each color group can be controlled by
7-bit (128 steps) for each color group 128 constant-current sink steps with the global
• Power-Supply Voltage Range: brightness control (BC) function. GS control and BC
Internal linear regulator: 6 V to 17 V are accessible via a two-wire signal interface. The
Direct power supply: 3 V to 5.5 V maximum current value for each channel is set by a
single external resistor. All constant-current outputs
• LED Supply Voltage: Up to 17 V are turned off when the IC is in an over-temperature
• Constant-Current Accuracy: condition.
– Channel-to-Channel = ±1% (typ)
– Device-to-Device = ±1% (typ)
• Data Transfer Rate: 20 MHz
• Linear Voltage Regulator: 3.3 V
• Auto Display Repeat Function
• Display Timing Reset Function
• Internal/External Selectable GS Clock
• Thermal Shutdown (TSD) with Auto Restart
• Unlimited Device Cascading
• Operating Temperature Range: –40°C to +85°C
VCC
Power
Supply
(6 V to 17 V) GND
Device Optional Device Optional

GND VCC GND VCC
1 mF 1 mF
VREG OUTR0 VREG OUTR0
IREF OUTG0 IREF OUTG0

¼
OUTG3 OUTG3
OUTB3 OUTB3
DATA SDTI SDTO SDTI SDTO

(1)
Controller CLK SCKI SCKO SCKI SCKO
GND
(1) The output voltage range is from 0 V to 3.3 V.

NOTE: The number of LEDs in series changes, depending on the VCC voltage.
Typical Application Circuit Example (Internal Linear Regulator Using VCC = 6 V to 17 V)

1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2 PowerPAD is a trademark of Texas Instruments Incoporated.
3 All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2010–2012, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TLC5971
SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012 www.ti.com
DESCRIPTION (CONTINUED)
VCC
Power
Supply
(3 V to 5.5 V) GND

GND VCC GND VCC
¼
OUTG3 OUTG3
VCC OUTB3 OUTB3
(1) DATA SDTI SDTO SDTI SDTO

Controller
CLK SCKI SCKO SCKI SCKO
GND
(1) The output operating voltage range is from 0 V to VCC.
Typical Application Circuit Example (Direct Power Supplying VCC = 3 V to 5.5 V)
VLED
Power
Supply
(15 V) GND
VCC
Power
Supply
(3 V to 5.5 V) GND

GND VCC GND VCC

¼
¼
OUTG3 OUTG3
VCC OUTB3 OUTB3
(1) DATA SDTI SDTO SDTI SDTO

Controller
CLK SCKI SCKO SCKI SCKO
GND
(1) The output operating voltage range is from 0 V to VCC.
Typical Application Circuit Example

(Direct Power Supplying VCC = 3 V to 5.5 V, VLED = 15 V)
2 Copyright © 2010–2012, Texas Instruments Incorporated

TLC5971
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)

TRANSPORT MEDIA,
PRODUCT PACKAGE-LEAD ORDERING NUMBER QUANTITY
TLC5971PWPR Tape and Reel, 2000
TLC5971 HTSSOP-20 PowerPAD™
TLC5971PWP Tube, 70
TLC5971RGER Tape and Reel, 3000
TLC5971 QFN-24 4.0 mm × 4.0 mm
TLC5971RGET Tape and Reel, 250
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the
device product folder at www.ti.com.
ABSOLUTE MAXIMUM RATINGS (1) (2)

Over operating free-air temperature range, unless otherwise noted.
VALUE
UNIT
MIN MAX
Supply voltage VCC –0.3 +18 V
IREF –0.3 VREG + 0.3 V
Input voltage
SDTI, SCKI –0.3 VREG + 0.6 V
OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3 –0.3 +18 V
Output voltage SDTO, SCKO –0.3 VREG + 0.3 V
VREG –0.3 +6 V
OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3 75 mA
Output current (DC)
VREG –30 mA
Operating junction temperature TJ (max) +150 °C
Storage temperature Tstg –55 +150 °C
Human body model (HBM) 4 kV
Electrostatic discharge rating
Charged device model (CDM) 2 kV
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
Copyright © 2010–2012, Texas Instruments Incorporated 3

TLC5971
THERMAL INFORMATION
TLC5971 TLC5971
THERMAL METRIC (1) PWP RGE UNITS
20 PINS 24 PINS
θJA Junction-to-ambient thermal resistance 68.6 38
θJCtop Junction-to-case (top) thermal resistance 44.2 40.5
θJB Junction-to-board thermal resistance 19.3 10.2
°C/W
ψJT Junction-to-top characterization parameter 2.7 0.3
ψJB Junction-to-board characterization parameter 15.7 10
θJCbot Junction-to-case (bottom) thermal resistance 1.8 2.9
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
DISSIPATION RATINGS
DERATING FACTOR POWER RATING POWER RATING POWER RATING
PACKAGE
ABOVE TA = +25°C TA < +25°C TA = +70°C TA = +85°C
HTSSOP 20-pin with PowerPAD soldered (1) 25.7 mW/°C 3121 mW 1998 mW 1623 mW
QFN 24-pin exposed thermal pad
24.8 mW/°C 3106 mW 1988 mW 1615 mW
soldered (2)
(1) With PowerPAD soldered onto copper area on TI recommended printed circuit board (PCB); 2-oz. copper. For more information, see
application report SLMA002, PowerPAD Thermally-Enhanced Package (available for download at www.ti.com).
(2) The package thermal impedance is calculated in accordance with JESD51-5.
4 Submit Documentation Feedback Copyright © 2010–2012, Texas Instruments Incorporated
Product Folder Links: TLC5971

TLC5971
RECOMMENDED OPERATING CONDITIONS

At TA = –40°C to +85°C, and VCC = 6 V to 17 V or VCC = VREG = 3 V to 5.5 V, unless otherwise noted.
TLC5971
UNIT
MIN NOM MAX
DC CHARACTERISTICS
VCC Supply voltage, internal voltage regulator used 6 17 V
VREG Supply voltage, VREG connected to VCC 3 3.3 5.5 V
Voltage applied to output
VO 17 V
(OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3)
VIH High-level input voltage (SDTI, SCKI) 0.7 × VREG VREG V
VIL Low-level input voltage (SDTI, SCKI) GND 0.3 × VREG V
VIHYS Input voltage hysteresis (SDTI, SCKI) 0.2 × VREG V
IOH High-level output current (SDTO) –2 mA
IOL Low-level output current (SDTO) 2 mA
Constant output sink current
IOLC 60 mA
(OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3)
IREG Voltage regulator output current (VREG) –25 mA
TA Operating free temperature range –40 +85 °C
TJ Operating junction temperature –40 +125 °C
AC CHARACTERISTICS
fCLK (SCKI) Data clock frequency and GS control clock frequency, SCKI 0.007 20 MHz
tWH/tWL Pulse duration, SCKI 10 ns
tSU Setup time, SDTI – SCKI↑ 5 ns
tH Hold time, SDTI – SCKI↑ 3 ns
ELECTRICAL CHARACTERISTICS
At TA = –40°C to +85°C, VCC = 6 V to 17 V or VCC = VREG = 3 V to 5.5 V, VLED = 5 V, and CVREG = 1 µF, unless otherwise
noted. Typical values are at TA = +25°C and VCC = 12 V.
TLC5971
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VOH High-level output voltage, SDTO/SCKO IOH = –2 mA VREG – 0.4 VREG V
VOL Low-level output voltage, SDTO/SCKO IOL = 2 mA 0 0.4 V
II Input current, SDTI/SCKI VI = VREG or GND –1 1 µA
SDTI/SCKI = low, BLANK = 1, GSn = FFFFh,
ICC 2 4 mA
BCX = 7Fh, VOUTXn = 1 V, RIREF = 24 kΩ (IOLCMax = 2 mA)
SDTI/SCKI = low, BLANK = 1, GSn = FFFFh,
ICC1 6 9 mA
BCX = 7Fh, VOUTXn = 1 V, RIREF = 1.6 kΩ (IOLCMax = 30 mA)
Supply current SDTI = 10 MHz, SCKI = 20 MHz, BLANK = 0,

ICC2 auto repeat enable, external GS clock selected, GSn = FFFFh, 14 22 mA
SDTI = 10 MHz, SCKI = 20 MHz, BLANK = 0,
ICC3 auto repeat enable, external GS clock selected, GSn = FFFFh, 21 36 mA
All OUTXn on, BCX = 7Fh, VOUTXn = 1 V,
IOLC Constant output current, OUTXn 56.3 60.5 64.7 mA
VOUTfix = 1 V, RIREF = 0.82 kΩ (IOLCMax = 60 mA)
All OUTXn off, BCX = 7Fh, VOUTXn = 17 V,
IOLKG Leakage output current, OUTXn 0.1 µA
VOUTfix = 17 V, RIREF = 0.82 kΩ (IOLCMax = 60 mA)
(1)
Constant-current error
All OUTXn on, BCX = 7Fh, VOUTXn = VOUTfix = 1 V,
ΔIOLC (channel-to-channel in same color group), ±1 ±3 %
RIREF = 0.82 kΩ (IOLCMax = 60 mA)
OUTXn
(1) The deviation of each output in the same color group (OUTR0-OUTR3 or OUTG0-OUTG3 or OUTB0-OUTB3) from the average current
from the same color group. Deviation is calculated by the formula:
IOLCXn
D (%) = -1 ´ 100
(IOLCX0 + IOLCX1 + IOLCX2 + IOLCX3)
4
Where: X = R/G/B, and n = 0-3
Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 5

TLC5971
ELECTRICAL CHARACTERISTICS (continued)

At TA = –40°C to +85°C, VCC = 6 V to 17 V or VCC = VREG = 3 V to 5.5 V, VLED = 5 V, and CVREG = 1 µF, unless otherwise
noted. Typical values are at TA = +25°C and VCC = 12 V.
TLC5971
Constant current error (2) All OUTXn on, BCX = 7Fh, VOUTXn = VOUTfix = 1V,
ΔIOLC1 (device-to-device in same color group), RIREF = 0.82 kΩ (IOLCMax = 60 mA), at same grouped color output ±1 ±4 %
OUTXn of OUTR0-3, OUTG0-3, and OUTB0-3
Line regulation of constant-current output, All OUTn on, BCX = 7Fh, VOUTXn = VOUTfix = 1 V,
ΔIOLC2 ±0.5 ±1 %/V
OUTXn (3) RIREF = 0.82 kΩ (IOLCMax = 60 mA)
Load regulation of constant-current output, All OUTn on, BCX = 7Fh, VOUTXn = VOUTfix = 1 V,
ΔIOLC3 ±1 ±3 %/V
OUTXn (4) RIREF = 0.82 kΩ (IOLCMax = 60 mA)
TTSD Thermal shutdown temperature Junction temperature (5) 150 165 180 °C
THYS Thermal shutdown hysteresis Junction temperature (5) 5 10 20 °C
VIREF Reference voltage output, IREF RIREF = 0.82 kΩ 1.18 1.21 1.24 V
VREG Linear regulator output voltage, VREG VCC = 6 V to 17 V, IREG = 0 mA to –25 mA 3.1 3.3 3.5 V
ΔVREG Line regulation of linear regulator, VREG VCC = 6 V to 17 V, IREG = 0 mA 90 mV
ΔVREG1 Load regulation of linear regulator, VREG VCC = 12 V, IREG = 0 mA to –25 mA 120 mV
VSTR Undervoltage lockout release, VREG 2.5 2.7 2.9 V
VHYS Undervoltage lockout hysteresis, VREG 300 400 500 mV
(2) The deviation of each color group constant-current average from the ideal constant-current value.
Deviation is calculated by the following formula:
(IOLCX0 + IOLCX1 + IOLCX2 + IOLCX3)
- (Ideal Output Current)
4
D (%) = ´ 100
Ideal Output Current
Where: X = R/G/B.
Ideal current is calculated by the following formula for the OUTRn and OUTGn groups:
1.21
IOLCXn(IDEAL) (mA) = 41 ´
RIREF (W)
Where: X = R/G/B.
(3) Line regulation is calculated by this equation:
(IOLCXn at VCC = 5.5 V) - (IOLCXn at VCC = 3 V) 100
D (%/V) = ´
(IOLCXn at VCC = 3 V) 5.5 V - 3 V
Where: X = R/G/B, n = 0-3.

(4) Load regulation is calculated by the equation:
(IOLCXn at VOUTXn = 3 V) - (IOLCXn at VOUTXn = 1 V) 100
D (%/V) = ´
(IOLCXn at VOUTXn = 1 V) 3V-1V
Where: X = R/G/B, n = 0-3.

(5) Not tested, specified by design.

TLC5971
SWITCHING CHARACTERISTICS
At TA = –40°C to +85°C, VCC = 6 V to 17 V or VCC = VREG = 3 V to 5.5 V, CVREG = 1 µF, CL = 15 pF, RL = 68 Ω, and VLED =
5 V, unless otherwise noted. Typical values are at TA = +25°C and VCC = 12 V.
TLC5971
tR0 Rise time, SDTO/SCKO 3 10 ns
tR1 Rise time, OUTXn BCX = 7Fh 5 15 ns
tF0 Fall time, SDTO/SCKO 3 10 ns
tF1 Fall time, OUTXn BCX = 7Fh 15 25 ns
tD0 SCKI↑ to SDTO↑↓ 10 25 60 ns
tD1 SCKI↑ to SCKO↑ 5 15 40 ns
tD2 (1) SCKO↑ to SDTO↑↓ 5 10 20 ns
SCKI↑ to OUTRn↑↓, BLANK = 0, BCXn = 7Fh,
OUTTMG = 1
tD3 10 25 60 ns
Or SCKI↓ to OUTRn↑↓, BLANK = 0, BCXn =
7Fh, OUTTMG = 0
SCKI↑ to OUTGn↑↓, BLANK = 0, BCXn = 7Fh,
Propagation delay
OUTTMG = 1
tD4 25 50 90 ns
Or SCKI↓ to OUTGn↑↓, BLANK = 0, BCXn =
7Fh, OUTTMG = 0
SCKI↑ to OUTBn↑↓, BLANK = 0, BCXn = 7Fh,
OUTTMG = 1
tD5 40 75 120 ns
Or SCKI↓ to OUTBn↑↓, BLANK = 0, BCXn =
7Fh, OUTTMG = 0
16384/fO
tD6 (2) Last SCKI↑ to internal latch pulse genaration 8/fOSC sec
SC
Shift clock output one pulse
tW(SCKO) SCKO↑ to SCKO↓ 12 25 35 ns
width
fOSC Internal oscillator frequency 6 10 12 MHz
(1) The propagation delays are calculated by tD2 = tD0 – tD1.

(2) The generation timing of the internal latch pulse changes depending on the SCKI clock frequency; see the Internal Latch Pulse
Generation Timing section.

TLC5971
FUNCTIONAL BLOCK DIAGRAM
VCC
3.3 V VREG
REG
LSB MSB UVLO reset
SDTI
224-Bit Shift Register SDTO
Clock 0 223
SCKI Timing SCKO
Adjust 6
Write
218
Command
Decode
wrtena
LSB MSB
intlat
Data 218-Bit Data Latch
Latch reset
Control
0 217
26
EXTCLK
1 intlat 2 BLANK
TMGRST 192 3
Clock GS Clock Thermal
Select Counter BLANK Detection
DSPRPT
16 GSX
OUTTMG
Internal
16-Bit ES-PWM Timing Control
Oscillator
12
21
3-Grouped Switching Delay
BCX
12
Reference
12-Channel Constant Sink Current Driver
IREF Current
with 7-Bit, 3-Grouped BC
Control
GND
OUTR0 OUTG0 OUTB0 OUTR3 OUTG3 OUTB3

TLC5971
PIN CONFIGURATIONS
PWP PACKAGE
HTSSOP-20 PowerPAD RGE PACKAGE
(TOP VIEW) QFN-24
(TOP VIEW)
OUTG1
OUTG0
OUTR0
OUTR1
OUTB0
OUTB1
IREF 1 20 VREG
GND 2 19 VCC
21
23
22
20
24
19
OUTR0 3 18 OUTB3
OUTG0 4 17 OUTG3
SDTI 1 18 GND
OUTB0 5 PowerPAD 16 OUTR3
SCKI 2 17 NC
(Bottom Side)
OUTR1 6 15 OUTB2 (1)
NC 3 Thermal Pad 16 IREF
OUTG1 7 14 OUTG2 (Bottom Side)
NC 4 15 VREG
OUTB1 8 13 OUTR2
SCKO 5 14 NC
SDTI 9 12 SDTO
SDTO 6 13 VCC
SCKI 10 11 SCKO
11
12
10
9
8
7
OUTR2
OUTR3
OUTB2
OUTG3
OUTB3
OUTG2
(1) NC = not connected
TERMINAL FUNCTIONS
TERMINAL
NAME PWP RGE I/O DESCRIPTION
SDTI 9 1 I Serial data input for the 224-bit shift register
Serial data shift clock input.
Data present on SDTI are shifted to the LSB of the 224-bit shift register with the SCKI rising edge
SCKI 10 2 I
Data in the shift register are shifted toward the MSB at each SCKI rising edge.
The MSB data of the shift register appear on SDTO.
Serial data output of the 224-bit shift register.
SDTO 12 6 O SDTO is connected to the MSB of the 224-bit shift register.
Data are clocked out at the SCKI rising edge.
Serial data shift clock output.
SCKO 11 5 O The input shift clock signal from SCKI is adjusted to the timing of the serial data output for SDTO
and the signal is then output at SCKO.
Internal linear voltage regulator output.
A decoupling capacitor of 1 µF must be connected. This output can be used for external devices
VREG 20 15 I/O as a 3.3-V power supply. This terminal can be connected with the VREG terminal of other
devices to increase the supply current. Also, this pin can be supplied with 3 V to 5.5 V from an
external power supply by connecting it to VCC.
Maximum current programming terminal.
A resistor connected between IREF and GND sets the maximum current for every constant-
IREF 1 16 I/O
current output. When this terminal is directly connected to GND, all outputs are forced off. The
external resistor should be placed close to the device.
OUTR0 3 19 O
OUTR1 6 22 O RED constant-current outputs.
Multiple outputs can be configured in parallel to increase the constant-current capability.
OUTR2 13 7 O Different voltages can be applied to each output.
OUTR3 16 10 O
OUTG0 4 20 O
OUTG1 7 23 O GREEN constant-current outputs.
OUTG2 14 8 O Different voltages can be applied to each output.
OUTG3 17 11 O

TLC5971
TERMINAL FUNCTIONS (continued)

TERMINAL
NAME PWP RGE I/O DESCRIPTION
OUTB0 5 21 O
OUTB1 8 24 O BLUE constant-current outputs.
OUTB2 15 9 O Different voltages can be applied to each output.
OUTB3 18 12 O
VCC 19 13 — Power-supply terminal
GND,
PowerPAD 2 — —
(PWP)
GND, Power ground terminal
exposed
— 18 —
thermal
pad (RGE)
3, 4, 14,
NC — — No internal connection
17

TLC5971
PARAMETRIC MEASUREMENT INFORMATION
PIN EQUIVALENT INPUT/OUTPUT SCHEMATICS

VREG
VREG
INPUT
OUTPUT
GND
GND
Figure 1. SDTI/SCKI
Figure 2. SDTO/SCKO
(1)
OUTXn
GND
(1) X = R/G/B, n = 0-3.
Figure 3. OUTR0 Through OUTB3
TEST CIRCUITS
VCC
RL
VREG VCC
(1)
OUTXn VLED
VCC
IREF
CVREG CL
(2) VREG SDTO/SCKO
GND VCC
RIREF
(1)
CVREG CL
GND
(1) X = R/G/B, n = 0-3.

(2) CL includes measurement probe and stray capacitance.
(1) CL includes measurement probe and stray capacitance.
Figure 4. Rise/Fall Time Test Circuit for OUTXn
Figure 5. Rise/Fall Time Test Circuit for
SDTO/SCKO
VCC
OUTR0
¼ ¼
VREG
(1)
OUTXn
VCC
IREF
CVREG OUTB3 VOUTXn
RIREF GND
VOUTfix
(1) X = R/G/B, n = 0-3.
Figure 6. Constant-Current Test Circuit for OUTXn

TLC5971
TIMING DIAGRAMS
TWH, TWL:
VREG
(1)
SCKI 50%
GND
TWH TWL
TSU, TH:
VREG
(1)
SCKI 50%
GND
TSU TH
VREG
(1)
SDTI 50%
GND
(1) Input pulse rise and fall time is 1ns to 3ns.
Figure 7. Input Timing
tR0, tR1, tF0, tF1, tD0, tD1, tD2, tD3, tD4, tD5:
VREG
(1) 50%
INPUT
GND
tD
VOH or VOUTXnH
90%
OUTPUT 50%
10%
VOL or VOUTXnL
tR or tF
(1) Input pulse rise and fall time is 1ns to 3ns.
Figure 8. Output Timing

TLC5971
Write Command (6 Bits) Write Data (218 Bits)
DATA WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA
SDTI 0A CMD5 CMD4 CMD0 217B 2B 1B 0B CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217C 216C 215C
tH
tSU tWH
SCKI
1 2 6 222 223 224 1 2 3 4 5 6 7 8 9
tWL
224-Bit Shift Register DATA WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA
LSB (Internal) 0A CMD5 CMD4 CMD0 217B 2B 1B 0B CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217C 216C
224-Bit Shift Register DATA DATA WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA
CMD0
LSB + 1 (Internal) 1A 0A CMD5 CMD1 3B 2B 1B 0B CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217C
¼
¼
224-Bit Shift Register WRT WRT WRT DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA DATA
MSB - 1 (Internal) CMD4 CMD3 CMD2 216A 215A 0A CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217B 216B 215B 214B
224-Bit Shift Register WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA
MSB (Internal) CMD5 CMD4 CMD3 217A 216A 1A 0A CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217B 216B 215B
(2)
tD6
Latch Signal
(Internal)
Latch Data
Previous Data Latest Data (All GS Data are 0001h)
(Internal)
1
BLANK Bit in Data Latch
(Internal) 0
1
EXTGCK Bit in Data Latch
(Internal) 0
1
OUTTMG Bit in Data Latch
(Internal) 0
tD0
WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA
SDTO CMD5 CMD4 CMD3 217A 216A 1A 0A CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217B 216B 215B
tR0/tF0
tD1 tW(SCKO)
SCKO
tF1
(VOUTXnH)
OFF (1)
OUTR0-R3 (VOUTXnL)
ON
tR1
(VOUTXnH) tD3
OFF (1)
OUTG0-G3 (VOUTXnL)
ON
tD4
(VOUTXnH)
OFF (1)
OUTB0-B3 (VOUTXnL)
ON
tD5
(1) OUTXn on-off timing depends on previous GS data in the 218-bit data latch.
(2) The propagation delay time shows the period from the rising edge of the last SCKI, not the 224th SCKI to the internal latch signal
generation.
Figure 9. Data Write and OUTXn Switching Timing (OUTTMG = 1)

TLC5971
Write Command (6 Bits) Write Data (218 Bits)
DATA WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA
SDTI 0A CMD5 CMD4 CMD0 217B 2B 1B 0B CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217C 216C 215C
tH
tSU tWH
SCKI
1 2 6 222 223 224 1 2 3 4 5 6 7 8 9
tWL
224-Bit Shift Register DATA WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA
LSB (Internal) 0A CMD5 CMD4 CMD0 217B 2B 1B 0B CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217C 216C
224-Bit Shift Register DATA DATA WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA
CMD0
LSB + 1 (Internal) 1A 0A CMD5 CMD1 3B 2B 1B 0B CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217C
¼
¼
224-Bit Shift Register WRT WRT WRT DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA DATA
MSB - 1 (Internal) CMD4 CMD3 CMD2 216A 215A 0A CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217B 216B 215B 214B
224-Bit Shift Register WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA
MSB (Internal) CMD5 CMD4 CMD3 217A 216A 1A 0A CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217B 216B 215B
(2)
tD6
Latch Signal
(Internal)
Latch Data
Previous Data Latest Data (All GS Data are 0001h)
(Internal)
1
(Internal) 0
1
EXTGCK Bit in Data Latch
(Internal) 0
1
OUTTMG Bit in Data Latch
(Internal) 0
tD0
WRT WRT WRT DATA DATA DATA DATA WRT WRT WRT WRT WRT WRT DATA DATA DATA
SDTO CMD5 CMD4 CMD3 217A 216A 1A 0A CMD5 CMD4 CMD3 CMD2 CMD1 CMD0 217B 216B 215B
tR0/tF0
tD1 tW(SCKO)
SCKO
tF1
(VOUTXnH)
OFF (1)
OUTR0-R3 (VOUTXnL)
ON
tR1
(VOUTXnH) tD3
OFF (1)
OUTG0-G3 (VOUTXnL)
ON
tD4
(VOUTXnH)
OFF (1)
OUTB0-B3 (VOUTXnL)
ON
tD5
(1) OUTXn on-off timing depends on previous GS data in the 218-bit data latch.
(2) The propagation delay time shows the period from the rising edge of the last SCKI, not the 224th SCKI to the internal latch signal
generation.
Figure 10. Data Write and OUTXn Switching Timing (OUTTMG = 0)

TLC5971
TYPICAL CHARACTERISTICS
At TA = +25°C and VCC = 24 V, unless otherwise noted.
REFERENCE RESISTOR vs OUTPUT CURRENT POWER DISSIPATION vs TEMPERATURE

100 4000
RIREF, Reference Resistor (kW)
Power Dissipation Rate (mW)

24.805
3000
9.922
10
3.307
4.961 1.984 2000
1.417
2.481 1.102 0.902
1 1.654
1.240
0.992 0.827 1000
TLC5971PWP
TLC5971RGE
0.1 0
0 10 20 30 40 50 60 70 -40 -20 0 20 40 60 80 100
IOLC, Output Current (mA) Free-Air Temperature (°C)
Figure 11. Figure 12.
OUTPUT CURRENT vs OUTPUT VOLTAGE OUTPUT CURRENT vs OUTPUT VOLTAGE

70 64
TA = +25°C, VCC = 12 V, BCx = 7Fh IOLCMax = 60 mA
63
60 VCC = 12 V
IOLCMax = 60 mA IOLCMax = 50 mA 62 BCx = 7Fh
Output Current (mA)
Output Current (mA)
50 61
IOLCMax = 40 mA
40 60
IOLCMax = 30 mA 59
30
58
IOLCMax = 20 mA
20 57
TA = -40°C
IOLCMax = 2 mA IOLCMax = 5 mA
IOLCMax = 10 mA 56
10 TA = +25°C
55 TA = +85°C
0 54
0 0.5 1 1.5 2 2.5 3 0 0.5 1 1.5 2 2.5 3
Output Voltage (V) Output Voltage (V)
CONSTANT-CURRENT ERROR vs
CONSTANT-CURRENT ERROR vs OUTPUT CURRENT AMBIENT TEMPERATURE
(Channel-to-Channel in Color Group) (Channel-to-Channel in Color Group)
3 3
TA = +25°C IOLCMax = 60 mA
VCC = 12 V VCC = 12 V
2 2
BCx = 7Fh BCx = 7Fh
1 1
DIOLC (%)
DIOLC (%)
0 0
-1 -1
-2 -2
-3 -3
0 10 20 30 40 50 60 -40 -20 0 20 40 60 80 100
Output Current (mA) Ambient Temperature (°C)

TLC5971
TYPICAL CHARACTERISTICS (continued)

At TA = +25°C and VCC = 24 V, unless otherwise noted.
GLOBAL BRIGHTNESS CONTROL LINEARITY SUPPLY CURRENT vs OUTPUT CURRENT
70 30
TA = +25°C TA = +25°C, VCC = 12 V
60 VCC = 12 V BCx = 7Fh, GSx = FFFFh
25
IOLCMax = 60 mA EXTGCK = 1, DSPRPT = 1
SDTI = 10 MHz, SCKI = 20 MHz
Output Current (mA)
50
20
ICC (mA)
40
IOLCMax = 2 mA IOLCMax = 30 mA 15
30
10
20
IOLCMax = 10 mA
10 5
0 0
0 16 32 48 64 80 96 112 128 0 10 20 30 40 50 60
Brightness Control Data (dec) Output Current (mA)
LINEAR REGULATOR OUTPUT VOLTAGE vs

SUPPLY CURRENT vs AMBIENT TEMPERATURE LINEAR REGULATOR OUTPUT CURRENT
30 3.5
Linear Regulator Output Voltage, VREG (V) 3.45
25
3.4
20
3.35
ICC (mA)
15 3.3
3.25
10
IOLCMax = 60 mA, VCC = 12 V TA = +25°C, IOLCMax = 60 mA,
3.2
5 BCx = 7Fh, GSx = FFFFh VCC = 12 V
EXTGCK = 1, DSPRPT = 1 3.15 BCx = 7Fh, GSx = FFFFh
SDTI = 10 MHz, SCKI = 20 MHz EXTGCK = 0, DSPRPT = 1
0 3.1
-40 -20 0 20 40 60 80 100 0 5 10 15 20 25
Ambient Temperature (°C) Linear Regulator Output Current, IREG (mA)
LINEAR REGULATOR OUTPUT VOLTAGE CONSTANT-CURRENT OUTPUT

vs SUPPLY VOLTAGE VOLTAGE WAVEFORM
3.5
Linear Regulator Output Voltage, VREG (V)
TA = +25°C, IOLCMax = 60 mA,

CH1 TA = +25°C, VCC = 12 V
3.45 BCx = 7Fh, GSx = FFFFh CH1 (2 V/div) (OUTR0) IOLCMax = 60 mA, BCx = 7Fh,
EXTGCK = 0, DSPRPT = 1 GSXn = 0001h, VLED = 5 V,
3.4
RL = 68 W, OUTTMG = 1
CH 2
3.35 (OUTG0)
CH2 (2 V/div)
3.3 IREG = 0 mA
CH3
3.25
IREG = -25 mA (OUTB0)
3.2 CH3 (2 V/div) CH4
(SCKI)
3.15
CH4 (5 V/div)
3.1
6 8 10 12 14 16 18 Time (20 ns/div)
Supply Voltage, VCC (V)

TLC5971
APPLICATION INFORMATION
MAXIMUM CONSTANT SINK CURRENT SETTING

The maximum constant sink current value for each channel, IOLCMax, is programmed through a single resistor,
RIREF, placed between IREF and GND. The desired value can be calculated with Equation 1:
VIREF (V)
RIREF (kW) = ´ 41
IOLCMax (mA)
Where:
VIREF = the internal reference voltage on the IREF pin (1.21 V, typically, when the the global brightness
control data are at maximum),
IOLCMax = 2 mA to 60 mA. (1)
IOLCMax is the maximum current for each output. Each output sinks the IOLCMax current when it is turned on and
global brightness control data (BC) are set to the maximum value of 7Fh (127d).
RIREF must be between 0.82 kΩ and 24.8 kΩ to hold IOLCMax between 60 mA (typical) and 2 mA (typical).
Otherwise, the output may be unstable. Output currents lower than 2 mA can be achieved by setting IOLCMax to 2
mA or higher and then using global brightness control to lower the output current. The constant-current sink
values for specific external resistor values are shown in Figure 11 and Table 1.
Table 1. Maximum Constant-Current versus External Resistor Value

IOLCMax (mA) RIREF (kΩ, Typical)
60 0.827
55 0.902
50 0.992
45 1.1
40 1.24
35 1.42
30 1.65
25 1.98
20 2.48
15 3.31
10 4.96
5 9.92
2 24.8

TLC5971
GLOBAL BRIGHTNESS CONTROL (BC) FUNCTION (SINK CURRENT CONTROL)

The TLC5971 has the capability to adjust all output currents of each color group (OUTR0-3, OUTG0-3, and
OUTB0-3) to the same current value. This function is called global brightness (BC) control. The BC data are
seven bits long, which allows each color group output current to be adjusted in 128 steps from 0% to 100% of
the maximum output current, IOLCMax. The BC data are set via the serial interface. When the BC data are
changed, the output current is changed immediately.
When the IC is powered on, all outputs are forced off by BLANK (bit 213). BLANK initializes in the data latch but
the data in the 224-bit shift register and the 218-bit data latch are not set to a default value, except for the
BLANK bit. Therefore, BC data must be written to the data latch when BLANK is set to '0'.
Equation 2 determines each color group maximum output sink current:
BCX
IOUT (mA) = IOLCMax (mA) ´
127d
Where:
IOLCMax = the maximum channel current for each channel determined by RIREF
BC = the global brightness control value in the data latch for the specific color group
(BCX = 0d to 127d, X = R/G/B) (2)
Table 2 summarizes the BC data value versus the output current ratio and set current value.
Table 2. BC Data versus Current Ratio and Set Current Value

OUTPUT CURRENT
BC DATA RATIO TO IOLCMax 60 mA IOLCMax 2 mA IOLCMax
BC DATA (Binary) BC DATA (Decimal) (Hex) (%, Typical) (mA, Typical) (mA, Typical)
000 0000 0 00 0 0 0
000 0001 1 01 0.8 0.47 0.02
000 0010 2 02 1.6 0.94 0.03
— — — — — —
111 1101 125 7D 98.4 59.06 1.97
111 1110 126 7E 99.2 59.53 1.98
111 1111 127 7F 100 60 2

TLC5971
GRAYSCALE (GS) FUNCTION (PWM CONTROL)

The TLC5971 can adjust the brightness of each output channel using the enhanced spectrum pulse width
modulation (ES-PWM) control scheme. The PWM bit length for each output is 16 bits. The use of the 16-bit
length results in 65536 brightness steps from 0% to 100% brightness.
The PWM operation for all color groups is controlled by a 16-bit grayscale (GS) counter. The GS counter
increments on each rising or falling edge of the external or internal GS reference clock that is selected by
OUTTMG (bit 217) and EXTGCK (bit 216) in the data latch. When the external GS clock is selected, the GS
counter uses the SCKI clock as the grayscale clock. The GS counter is reset to 0000h and all outputs are forced
off when BLANK (bit 213) is set to '1' in the data latch and the counter value is held at '0' while BLANK is '1',
even if the GS reference clock is toggled in between.
Equation 3 calculates each output (OUTXn) total on-time (tOUT_ON):
tOUT_ON (ns) = tGSCLK (ns) ´ GSXn
Where:
tGSCLK = one period of the selected GS reference clock
(internal clock = 100ns typical, external clock = the period of SCKI)
GSXn = the programmed GS value for OUTXn (0d to 65535d) (3)
Table 3 summarizes the GS data values versus the output total on-time and duty cycle. When the IC is powered
up, BLANK (bit 213) is set to '1' to force all outputs off; however, the 224-bit shift register and the 218-bit data
latch are not set to default values. Therefore, the GS data must be written to the data latch when BLANK (bit
213) is set to '0'.
Table 3. Output Duty Cycle and Total On-Time versus GS Data

GS DATA (decimal) GS DATA (hex) ON-TIME DUTY (%) GS DATA (decimal) GS DATA (hex) ON-TIME DUTY (%)
0 0 0 32768 8000 50.001
1 1 0.002 32769 8001 50.002
2 2 0.003 32770 8002 50.004
3 3 0.005 32771 8003 50.005
— — — — — —
8191 1FFF 12.499 40959 9FFF 62.499
8192 2000 12.5 40960 A000 62.501
8193 2001 12.502 40961 A001 62.502
— — — — — —
16383 3FFF 24.999 49149 BFFF 74.997
16384 4000 25 49150 C000 74.998
16385 4001 25.002 49151 C001 75
— — — — — —
24575 5FFF 37.499 57343 DFFF 87.5
24576 6000 37.501 57344 E000 87.501
24577 6001 37.502 57345 E001 87.503
— — — — — —
32765 7FFD 49.996 65533 FFFD 99.997
32766 7FFE 49.998 65534 FFFE 99.998
32767 7FFF 49.999 65535 FFFF 100

TLC5971
ENHANCED SPECTRUM (ES) PWM CONTROL

Enhanced spectrum (ES) PWM has the total display period divided into 128 display segments. The total display
period refers the period between the first grayscale clock input to the 65536th grayscale clock input after BLANK
(bit 213) is set to '0'. Each display period has 512 grayscale values, maximum. Each output on-time changes
depending on the grayscale data. Refer to Table 4 for sequence information and Figure 23 for timing information.
Table 4. ES-PWM Drive Turn-On Time Length

GS DATA (dec) GS DATA (hex) OUTn DRIVER OPERATION
0 0000h Does not turn on
1 0001h Turns on during one GS clock period in the 1st display period
2 0002h Turns on during one GS clock period in the 1st and 65th display period
3 0003h Turns on during one GS clock period in the 1st, 33rd, and 65th display period
4 0004h Turns on during one GS clock period in the 1st, 33rd, 65th, and 97th display period
5 0005h Turns on during one GS clock period in the 1st, 17th, 33rd, 65th, and 97th display period
6 0006h Turns on during one GS clock period in the 1st, 17th, 33rd, 65th, 81st, and 97th display period
The number of display periods that OUTXn is turned on during one GS clock is incremented by the GS
data increasing in the following order. The order of display periods that the output turns on are:
1, 65, 33, 97, 17, 81, 49, 113, 9, 73, 41, 105, 25, 89, 57, 121, 5, 69, 37, 101, 21, 85, 53, 117, 13, 77,
45, 109, 29, 93, 61, 125, 3, 67, 35, 99, 19, 83, 51, 115, 11, 75, 43, 107, 27, 91, 59, 123, 7, 71, 39, 103,
— —
23, 87, 55, 119, 15, 79, 47, 111, 31, 95, 63, 127, 2, 66, 34, 98, 18, 82, 50, 114, 10, 74, 42, 106, 26, 90,
58, 122, 6, 70, 38, 102, 22, 86, 54, 118, 14, 78, 46, 110, 30, 94, 62, 126, 4, 68, 36, 100, 20, 84, 52,
116, 12, 76, 44, 108, 28, 92, 60, 124, 8, 72, 40, 104, 24, 88, 56, 120, 16, 80, 48, 112, 32, 96, 64, and
128.
Turns on during one GS clock period in the 1st to 127th display period, but does not turn on in the
127 007Fh
128th display period
128 0080h Turns on during one GS clock period in all display periods (1st to 128th)
Turns on during two GS clock periods in the 1st display period and one GS clock period in the next
129 0081h
display period
The number of display periods where OUTn is turned on for two GS clocks is incremented by the
— —
increased GS data similar to the previous case where the GS value is 1 trough 127
Turns on during two GS clock periods in the 1st to 127th display period, but only turns on during one
255 00FFh
GS clock period in the 128th display period
256 0100h Turns on during two GS clock periods in all display periods (1st to 128th)
Turns on during three GS clock periods in the 1st display period and two GS clock periods in the next
257 0101h
display period
Display periods with OUTn turned on is incremented by the increased GS datasimilar to 0101h
— —
operation
Turns on during 511 GS clock periods in the 1st to 127th display period, but only turns on 510 GS
65478 FEFFh
clock periods in the 128th display period
65280 FF00h Turns on during 511 GS clock periods in all display periods (1st to 128th)
Turns on during 512 GS clock periods in the 1st display period and 511 GS clock periods in the 2nd to
65281 FF01h
128th display periods
— — —
Turns on during 512 GS clock periods in the 1st to 63th and 65th to 127th display periods, and turns on
65534 FFFEh
511 GS clock periods in the 64th and 128th display periods
Turns on during 512 GS clock periods in the 1st to 127th display period, but only turns on 511 GS
65535 FFFFh
clock periods in the 128th display period

TLC5971

(Internal)
16382 16385 32766 32769 49150 49153 65023 65026 65534
511 513 16383 16386 32767 32770 49151 49154 65024 65535
1 2 3 ¼ 512 514 ¼ 16384 16387 ¼ 32768 32771 ¼
49152 49155 ¼ 65025 ¼ 65536
GS Reference Clock
(Internal)
1st ¼ 2nd ¼ 32nd 33rd ¼ 64th 65th ¼ 96th 97th ¼ 127th 128th 1st
High Voltage Level Period Period Period Period Period Period Period Period Period Period Period
OUTXn OFF
(GS Data = 0000h) ON Low Voltage Level
T = GS Clock ´ 1d
OUTXn OFF
(GS Data = 0001h) ON
T = GS Clock ´ 1d T = GS Clock ´ 1d When the DSPRPT Bit is ‘1’

OUTXn OFF
T = GS Clock ´ 1d
T = GS Clock ´ 1d T = GS Clock ´ 1d
OUTXn OFF
T = GS Clock ´ 1d
T = GS Clock ´ 1d T = GS Clock ´ 1d T = GS Clock ´ 1d
OUTXn OFF
¼
¼
T = GS Clock ´ 1d
OUTXn OFF
¼
T = GS Clock ´ 1d
¼
T = GS Clock ´ 1d
OUTXn OFF
OUTXn OFF
OUTXn OFF
¼
T=
¼
GS Clock ´ 511d
T = GS Clock ´ 511d in 2nd to 128th Periods
OUTXn OFF
(GS Data = FF80h) ON
T = GSCLK ´ 512d
OUTXn OFF
(GS Data = FF81h) ON
¼
T= T=
¼
GS Clock ´ 512d T = GS Clock ´ 512d in 2nd to 63rd and 65th to 127th Periods, GS Clock ´ 511d
T = GS Clock ´ 511d in 64th Period
OUTXn OFF
(GS Data = FFFEh) ON
T= T=
GS Clock ´ 512d GS Clock ´ 511d
OUTXn OFF
(GS Data = FFFFh) ON
Figure 23. ES-PWM Operation

TLC5971
REGISTER AND DATA LATCH CONFIGURATION

The TLC5971 has a 224-bit shift register and a 218-bit data latch that set grayscale (GS) data, global brightness
control (BC), and function control (FC) data into the device. When the internal latch pulse is generated and the
data of the six MSBs in the shift register are 25h, the 218 following data bits in the shift register are copied into
the 218-bit data latch. If the data of the six MSBs is not 25h, the 218 data bits are not copied into the 218-bit data
latch. The data in the data latch are used for GS, BC, and FC functions. Figure 24 shows the shift register and
the data latch configuration.
224-Bit Shift Register
MSB LSB
Write Write Write Write Write Write Write Write Write Write SDTI
SDTO Command ¼ Command Data Data Data Data ¼ Data Data Data Data
Bit 5 Bit 0 Bit 217 Bit 216 Bit 215 Bit 214 Bit 3 Bit 2 Bit 1 Bit 0 SCKI
223 218 217 216 215 214 3 2 1 0
218
6 218-Bit Data Latch
MSB LSB
Internal
6-Bit Write OUT EXT TMG DSP OUTR0 OUTR0 OUTR0 OUTR0 Latch Pulse
Command TMG GCK RST RPT
¼ Bit 3 Bit 2 Bit 1 Bit 0
Decoder
217 216 215 214 3 2 1 0
Write Command = 25h (100101b)
26 192 The internal latch pulse is generated

after eight periods between the last
2 SCKI rising edges with no input.
To the three groups of 7-bit BC, To GS timing control circuit.
PWM timing control, GS clock counter,
and clock select circuit.
Figure 24. Common Shift Register and Control Data Latch Configuration
224-Bit Shift Register

The 224-bit shift register is used to input data from the SDTI pin with the SCKI clock into the TLC5971. The
shifted data in this register is used for GS, BC, and FC. The six MSBs are used for the write command. The LSB
of the register is connected to the SDTI pin and the MSB is connected to the SDTO pin. On each SCKI rising
edge, the data on SDTI are shifted into the register LSB and all 224 bits are shifted towards the MSB. The
register MSB is always connected to SDTO. When the device is powered up, the data in the 224-bit shift register
is not set to any default value.
218-Bit Data Latch

The 218-bit data latch is used to latch the GS, BC, and FC data. The 218 LSBs in the 244-bit shift register are
copied to the data latch when the internal latch pulse is generated with the 6-bit write command, 25h (100101b).
When the device is powered up, the data in the latch are not reset except for BLANK (bit 213) which is set to '1'
to force all outputs off. Therefore, GS, BC, and FC data must be set to the proper values before BLANK is set to
'0'. The 218-bit data latch configuration is shown in Figure 25 and the data bit assignment is shown in Table 5.

TLC5971
From LSB-side of 224-bit shift register.

218
218-Bit Data Latch
MSB LSB
217 216 215 214 213 212-206 205-199 198-192 191 176 31 16 15 0
OUTTMG EXTCLK TMGRST DSPRPT BLANK BC Data BC Data BC Data

OUTB3 ¼ OUTB3 ¼ OUTG0 ¼ OUTG0 OUTR0 ¼ OUTR0
1= 1= 1= 1= 1= Bits 6-0 Bits 6-0 Bits 6-0
Bit 15 Bit 0 Bit 15 Bit 0 Bit 15 Bit 0
Rising Edge External Reset Repeat Blank for BLUE for GREEN for RED
Function Control Data (5 Bits) BC Data for OUTRn/Gn/Bn GS Data for OUTB3 GS Data for OUTG0 GS Data for OUTR0
(7 Bits ´ 3 = 21 Bits) (16 Bits) (16 Bits) (16 Bits)
5 21 192
To function control (FC) circuit. To global brightness control (BC) circuit. To grayscale timing control (GS) circuit.
Figure 25. 218-Bit Data Latch Configuration
Table 5. Data Latch Bit Assignment

BIT NUMBER BIT NAME CONTROLLED CHANNEL/FUNCTIONS
15-0 GSR0 GS data bits 15 to 0 for OUTR0
31-16 GSG0 GS data bits 15 to 0 for OUTG0
47-32 GSB0 GS data bits 15 to 0 for OUTB0
198-192 BCR BC data bits 6 to 0 for OUTR0-3
205-199 BCG BC data bits 6 to 0 for OUTG0-3
212-206 BCB BC data bits 6 to 0 for OUTB0-3
Constant-current output enable bit in FC data (0 = output control enabled, 1 = blank).
When this bit is '0', all constant-current outputs (OUTR0-OUTB3) are controlled by the GS PWM timing
213 BLANK
controller. When this bit is '1', all constant-current outputs are forced off. The GS counter is reset to '0',
and the GS PWM timing controller is initialized. When the IC is powered on, this bit is set to '1'.
Auto display repeat mode enable bit in FC data (0 = disabled, 1 = enabled).
When this bit is '0', the auto repeat function is disabled. Each constant-current output is only turned on
214 DSPRPT once, according the GS data after BLANK is set to '0' or after the internal latch pulse is generated with
the TMGRST bit set to '1'. When this bit is '1', each output turns on and off according to the GS data
every 65536 GS reference clocks.
Display timing reset mode enable bit in FC data (0 = disabled, 1 = enabled).
When this bit is '1', the GS counter is reset to '0' and all constant-current outputs are forced off when
the internal latch pulse is generated for data latching. This function is the same when BLANK is set to
215 TMGRST
'0'. Therefore, BLANK does not need to be controlled by an external controller when this mode is
enabled. When this bit is '0', the GS counter is not reset and no output is forced off even if the internal
latch pulse is generated.
GS reference clock select bit in FC data (0 = internal oscillator clock, 1 = SCKI clock).
216 EXTGCK When this bit is '1', PWM timing refers to the SCKI clock. When this bit is '0', PWM timing refers to the
internal oscillator clock.
GS reference clock edge select bit for OUTXn on-off timing control in FC data (0 = falling edge, 1 =
rising edge).
217 OUTTMG
When this bit is '1', OUTXn are turned on or off at the rising edge of the selected GS reference clock.
When this bit is '0', OUTXn are turned on or off at the falling edge of the selected clock.

TLC5971
INTERNAL LATCH PULSE GENERATION TIMING

The internal latch pulse is generated when the SCKI rising edge does not change for 8x the period between the
last SCKI rising edge and the second to last SCKI rising edge if the data of the six MSBs in the 244-bit shift
register are the command code 25h. The generation timing changes as a result of the SCKI frequency with the
time range between 16384 times the internal oscillator period (2.74ms), maximum, and 8x the internal oscillator
period (666 ns), minimum. Figure 26 shows the internal latch pulse generation timing.
The internal latch pulse is generated when the SCKI rising edge is not input during 8 times of
Period A if the 6-bit data of the MSB-side in the 244-bit shift register is the command code 25h.
SCKI
1 2 3 4 ¼ N-3 N-2 N-1 N
The next SCKI clock should start after 8 or more

Period A clock periods (1.34 ms, min) of the internal clock
Latch Pulse from the internal latch pulse generation timing.
(Internal)
Write command 25h + 218-bit data.

224-Bit Shift
Register Data
(Internal)
218-Bit
218-bit data are copied from shift register
Data Latch when the internal latch is generated.
(Internal)
Figure 26. Data Latch Pulse Generation Timing
AUTO DISPLAY REPEAT FUNCTION

This function repeats the total display period without a BLANK bit change, as long as the GS reference clock is
available. This function can be enabled or disabled with DSPRPT (bit 214) in the data latch. When the DSPRPT
bit is '1', this function is enabled and the entire display period repeats without a BLANK bit data change. When
the DSPRPT bit is '0', this function is disabled and the entire display period executes only once after the BLANK
bit is set to '0' or the internal latch pulse is generated when the display timing reset function is enabled. Figure 27
shows the auto display repeat operation timing.
BLANK Bit
in Data Latch
(Internal)
1 4 65534 1 4 65534 1 4 7 10 1 65534 1
2 5 65535 2 5 65535 2 5 8 2 65535 2
3 65533 65536 3 65533 65536 3 6 9 65536
GS Reference Clock
(SCKI or Internal Oscillator)
DSPRPT = 1
(Auto Repeat On)
DSPRPT Bit DSPRPT = 0
in Data Latch (Auto Repeat Off)
(Internal)
1st
1st Display Period 2nd Display Period 3rd Display Period Display Period
OUTn is not turned

Display period is repeated OUTn is forced off on until the next
by auto refresh function. when BLANK is ‘1’. BLANK changes
OFF to ‘0’.
OUTXn
(GSDATA = FFFFh) ON
Figure 27. Auto Repeat Display Function

TLC5971
DISPLAY TIMING RESET FUNCTION

This function allows the display timing to be initialized using the internal latch pulse, as shown in Figure 28. This
function can be enabled or disabled by TMGRST (bit 215) in the data latch. When the TMGRST bit is '1', the GS
counter is reset to '0' and all outputs are forced off when the internal latch pulse is generated. This function is the
same when the BLANK bit changes (such as from '0' to '1' and from '1' to '0'). Therefore, the BLANK bit does not
need to be controlled from an external controller to restart the PWM control from the next GS reference clock
rising edge. When this bit is '0', the GS counter is not reset and no output is forced off even if the internal latch
pulse is generated. Figure 28 shows the display timing reset operation.
BLANK Bit
in Data Latch 0 = No BLANK.
(Internal)
1 = Display timing reset function is enabled.

TMGRST Bit
in Data Latch
(Internal)
1 = OUTXn on-off state is changed at the rising edge of the clock selected by the EXTCLK bit.
EXTCLK Bit
in Data Latch
(Internal)
1 = OUTXn on-off state is changed at the rising edge of the clock selected by the EXTCLK bit.
OUTTMG Bit
in Data Latch
(Internal)
SCKI
N-4 N-3 N-2 N-1 N 8x or greater internal 1 2 3 ¼
8x Period A clock period
Internal Latch Pulse Period A (1.34 ms, min).
(Internal)
GS Counter M-4 M-3 M-2 M-1 M 0 1 2 3

for PWM Control
(Internal) When the TMGRST bit is ‘1’, the GS counter is
reset to ‘0’ at the internal latch pulse generation timing. OFF
OFF Also, OUTXn is forced off at the same time.
OUTXn ON ON
ON
Figure 28. Display Timing Reset Function
OUTPUT TIMING SELECT FUNCTION

This function selects the on-off change timing of the constant-current outputs (OUTXn) set by OUTTMG (bit 217)
in the data latch. When this bit is '1', OUTXn are turned on or off at the rising edge of the selected GS reference
clock. When this bit is '0', OUTXn are turned on or off at the falling edge of the selected clock. Electromagnetic
interference (EMI) of the total system can be reduced using this bit setting. For example, when the odd number
of devices in the system have this bit set to '0' and the even number of devices in the system have this bit set to
'1', EMI is reduced because the devices change the OUTXn status at a deferent timing. Figure 29 and Figure 30
show the output switching timing when the OUTTMG bit is '1' and '0', respectively.

TLC5971
1
BLANK Bit
in Data Latch 0
(Internal)
1 = SCKI used for OUTXn on-off timing control.

EXTCLK Bit
in Data Latch
(Internal)
1 = OUTXn on-off state changes at the rising edge of the clock selected by the EXTCLK bit.
OUTTMG Bit
in Data Latch
(Internal)
SCKI
1 2 3 ¼ 65534 65535 65536
OFF
OUTR0-R3
ON
tD3 OUTXn on-off state changes at the rising tD3
OFF edge of the clock selected by the EXTCLK bit.
OUTG0-G3
ON
tD4 tD4
OFF
OUTB0-B3
ON
tD5 tD5
Figure 29. Output On-Off Timing with Four-Channel Grouped Delay (OUTTMG = 1)
1
BLANK Bit
in Data Latch 0
(Internal)
1 = SCKI used for OUTXn on-off timing control.

EXTCLK Bit
in Data Latch
(Internal)
OUTTMG Bit
in Data Latch
(Internal)
0 = OUTXn on-off state changes at the falling edge of the clock selected by the EXTCLK bit.
SCKI
1 2 3 ¼ 65534 65535 65536
OFF
OUTR0-R3
ON
tD3 OUTXn on-off state changes at the falling tD3
edge of the clock selected by the EXTCLK bit.
OFF
OUTG0-G3
ON
tD4 tD4
OFF
OUTB0-B3
ON
tD5 tD5
Figure 30. Output On-Off Timing with Four-Channel Grouped Delay (OUTTMG = 0)

TLC5971
THERMAL SHUTDOWN
The thermal shutdown (TSD) function turns off all IC constant-current outputs when the junction temperature (TJ)
exceeds the threshold (TTSD = +165°C, typ). When the junction temperature drops below (TTSD – THYS), the
output control starts at the first GS clock in the next display period.
NOISE REDUCTION
Large surge currents may flow through the IC and the board if all 12 outputs turn on simultaneously at the start of
each GS cycle. These large current surges could induce detrimental noise and EMI into other circuits. The
TLC5971 turns on the outputs for each color group independently with a 25 ns (typ) rise time. The output current
sinks are grouped into three groups. The first group that is turned on/off are OUTR0-3; the second group that is
turned on/off are OUTG0-3; and the third group is OUTB0-3. However, the state of each output is controlled by
the selected GS clock; see the Output Timing Select Function section.
HOW TO CONTROL THE TLC5971

To set each function mode, BC color, GS output, 6-bit write command, 5-bit FC data, 21-bit BC data for each
color group, and 192-bit GS data for OUTXn, a total number of 224 bits must be written into the device.
Figure 31 shows the 224-bit data packet configuration.
When N units of the TLC5971 are cascaded (as shown in Figure 32), N × 224 bits must be written from the
controller into the first device to control all devices. The number of cascaded devices is not limited as long as the
proper voltage is supplied to the device at VCC. The packets for all devices must be written again whenever the
data in one packet is changed.
MSB LSB
Write Function BC for BC for BC for GS for GS for GS for GS for GS for GS for
16 Bits
Command Control BLUE GREEN RED OUTB3 OUTG3 OUTR3 OUTB0 OUTG0 OUTR0
´6
(6 bits, 25h) (5 bits) (7 bits) (7 bits) (7 Bits) (16 Bits) (16 Bits) (16 Bits) (16 Bits) (16 Bits) (16 Bits)
Figure 31. 224-Bit Data Packet Configuration
VLED
¼ ¼ ¼ ¼
3.3 V
Controller VCC VCC VCC VCC
DATA SDTI SDTO SDTI SDTO SDTI SDTO SDTI SDTO
CLK SCKI SCKO SCKI SCKO SCKI SCKO SCKI SCKO
GND IREF VREF IREF VREF IREF VREF IREF VREF

1st 2nd N-1st Nth
TLC5971 TLC5971 TLC5971 TLC5971
GND GND GND GND
Figure 32. Cascading Connection of N TLC5971 Units
Data Write and PWM Control with Internal Grayscale Clock Mode
When the EXTCLK bit is '0', the internal oscillator clock is used for PWM control of OUTXn (X = R/G/B and n = 0-
3) as the GS reference clock. This mode is ideal for illumination applications that change the display image at
low frequencies. The data and clock timing is shown in Figure 9 and Figure 33. A writing procedure for the
function setting and display control follows:
1. Power up VCC (VLED); all OUTXn are off because BLANK is set to '1'.
2. Write the 224-bit data packet (with MSB bit first) for the Nth TLC5971 using the SDTI and SCKI signals. The
first six bits of the 224-bit data packet are used as the write command. The write command must be 25h
TLC5971
(100101b); otherwise, the 218-bit data in the 224-bit shift register are not copied to the 218-bit data latch.
The EXTCLK bit must be set to '0' for the internal oscillator mode. Also, the DSPRPT bit should be set to '1'
to repeat the PWM timing control and BLANK set to '0' to start the PWM control.
3. Write the 224-bit data packet for the (N – 1) TLC5971 without delay after step 2.
4. Repeat the data write sequence until all TLC5971s have data. The total shift clock count (SCKI) is now 224 ×
N. After all device data are written, stop the SCKI at a high or low level for 8× the period between the last
SCKI rising edge and the second to last SCKI rising edge. Then the 218 LSBs in the 224-bit shift resister are
copied to the 218-bit data latch in all devices and the PWM control is started or updated at the same time.
VLED Power The next shift clock should start after 1.34 ms
or more from the internal latch pulse generation timing.
MSB LSB MSB LSB MSB LSB
Shift Data From 224-Bit Packet 224-Bit Packet for for 224-Bit Packet 224-Bit Packet Next
Controller (SDTI) for Nth TLC5971 for N-1st TLC5971 N-2’th 3’rd for 2nd TLC5971 for 1st TLC5971 Data
MSB LSB MSB LSB MSB
Shift Clock From Next

224 Shift Clocks 224 Shift Clocks 224 Shift Clocks 224 Shift Clocks
Controller (SCKI) Shift Clock
Latch Pulse
(Internal)
PWM Control Start

OUTXn
or data updated
The time that generates the internal latch pulse is 8x the period between the last
SCLK rising edge and the second to last SCLK rising edge. The time changes
depending on the period of the shift clock within the range of 2.74 ms to 666 ns.
Figure 33. Data Packet and Display Start/Update Timing 1 (Internal Oscillator Mode)
Data Write and PWM Control with External Grayscale Clock Mode
When the EXTCLK bit is '1', the data shift clock (SCKI) is used for PWM control of OUTXn (X = R/G/B and n = 0-
3) as the GS reference clock. This mode is ideal for video image applications that change the display image with
high frequencies or for certain display applications that must synchronize all TLC5971s. The data and clock
timing are shown in Figure 9 and Figure 34. A writing procedure for the display data and display timing control
follows:
1. Power- up VCC (VLED); all OUTXn are off because BLANK is set to '1'.
2. Write the 224-bit data packet MSB-first for the Nth TLC5971 using the SDTI and SCKI signals. The first six
bits of the 224-bit data packet are used as the write command. The write command must be 25h (100101b);
otherwise, the 218-bit data in the 224-bit shift register are not copied to the 218-bit data latch. The EXTCLK
bit must be set to '1' for the external oscillator mode. Also, the DSPRPT bit should be set to '0' so that the
PWM control is not repeated, the TMGRST bit should be set to '1' to reset the PWM control timing at the
internal latch pulse generation, and BLANK must be set to '0' to start the PWM control.
3. Write the 224-bit data for the (N – 1) TLC5971 without delay after step 2.
4. Repeat the data write sequence until all TLC5971s have data. The total shift clock count (SCKI) is 224 × N.
After all device data are written, stop the SCKI at a high or low level for 8× the period between the last SCKI
rising edge and the second to last SCKI rising edge. Then the 218 LSBs in the 224-bit shift resister are
copied to the 218-bit data latch in all devices.
5. To start the PWM control, send one pulse of the SCKI clock with SDTI low after 1.34µs or more from step 4.
The OUTXn are turned on when the output GS data are not 0000h.
6. Send the remaining 65535 SCKI clocks with SDTI low. Then the PWM control for OUTXn is synchronized
with the SCKI clock and one display period is finished with a total of 65536 SCKI clock periods.
7. Repeat step 2 to step 6 for the next display period.

TLC5971
VLED Power
The next shift clock should start after 1.34 ms
or more from the internal latch pulse generation timing.
MSB LSB MSB LSB MSB
Shift Data From 224-Bit Packet for for 224-Bit Packet 224-Bit Packet
Controller (SDTI) for Nth TLC5971 N-1st 2nd for 1st TLC5971 Low for Nth TLC5971
MSB LSB
Shift Clock From 224 Shift

Controller (SCKI) 224 Shift Clocks 224 Shift Clocks 65536 Shift Clocks as GS Clock Clocks
Latch Pulse
(Internal)
OUTXn is controlled via the PWM

OUTXn synchronized with SCKI.
The time that generates the internal latch pulse is 8x the period between the last
SCLK rising edge and the second to last SCLK rising edge. The time changes
depending on the period of the shift clock within the range of 2.74 ms to 666 ns.
Figure 34. Data Packet and Display Start/Update Timing 2 (External Clock Mode)
There is another control procedure that is recommended for a long chain of cascaded devices. The data and
clock timings are shown in Figure 9 and Figure 35. When 256 TLC5971 units are cascaded, use the following
procedure:
1. Power up VCC (VLED); all OUTXn are off because BLANK is set to '1'.
2. Write the 224-bit data packet MSB-first for the 256th TLC5971 using the SDTI and SCKI signals. The
EXTCLK bit must be set to '1' for the external oscillator mode. Also, the DSPRPT bit should be set to '0' so
that the PWM control does not repeat, the TMGRST bit should be set to '1' to reset the PWM control timing
with the internal latch pulse, and BLANK must be set to '0' to start the PWM control.
3. Repeat the data write sequence for all TLC5971s. The total shift clock count (SCKI) is 57344 (224 × 256).
After all device data are written, stop the SCKI signal at a high or low level for eight or more periods between
the last SCKI rising edge and the second to last SCKI rising edge. Then the 218 LSBs in the 224-bit shift
resister are copied to the 218-bit data latch in all devices.
4. To control the PWM, send 8192 SCKI clock periods with SDTI low after 1.34µs or more from step 3 (or step
7). These 8192 clock periods are used for the OUTXn PWM control.
5. Write the new 224-bit data packets to the 256th to first TLC5971s for the next display with 256 × 224 SCKI
clock for a total of 57344 clocks. The PWM control for OUTXn remains synchronized with the SCKI clock and
one display period is finished with a total of 65536 SCKI clocks. The SCKI clock signal is therefore used for
PWM control and, at the same time, to write data into the shift registers of all cascaded parts.
6. Stop the SCKI signal at a high or low level for eight or more periods between the last SCKI rising edge and
the second to last SCKI rising edge. Then the 218-bit LSBs in the 224-bit shift resister are copied to the 218-
bit data latch in all devices.
7. Repeat step 4 to step 6 for the next display periods.

TLC5971
VLED Power The next shift clock should start after 1.34 ms or more from the internal latch pulse generation timing.
Timing clock for 1st display and
MSB LSB MSB LSB Timing clock for 1st display. 2nd display data write.
Shift Data From 224-Bit Packet for for for 224-Bit Packet 256 ´ 224-Bit Packet for
Low Low
Controller (SDTI) 256th TLC5971 255th 2nd for 1st TLC5971 256th TLC5971
MSB LSB
Shift Clock From 8192 57344 (256 ´ 224) Shift Clock

224 Shift Clocks 224 Shift Clocks for 2nd Display
Controller (SCKI) Shift Clocks Shift Clocks
224 ´ 256 = 57344 Clocks 65536 Clocks 65536 Clocks
Latch Pulse
(Internal)
OUTXn is controlled via the PWM synchronized 2nd Display

OUTXn OFF with SCKI for 1st dis playperiod. OFF Period
The time is 8 periods between the last SCLK rising edge and the second to last SCLK rising edge.
The wait time changes between 2.74 ms and 666 ns, depending on the period of the shift clock.
Figure 35. Data Packet and Display Start/Update Timing 3

(External Clock Mode with 256 Cascaded Devices)

TLC5971
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from the page numbers in the current version.
Changes from Revision B (June 2012) to Revision C Page
• Changed typical application circuit (internal linear regulator), added footnote 1 .................................................................. 1
• Changed typical application circuit (direct power), added footnote 1 ................................................................................... 2
• Added typical application circuit example (direct power supplying VCC = 3 V to 5.5 V, VLED = 15 V), added footnote 1 ..... 2
Changes from Revision A (December 2010) to Revision B Page
• Changed IOLKG parameter test conditions in Electrical Characteristics table ........................................................................ 5

• Changed bit 217 description in Table 5 .............................................................................................................................. 23
• Updated Figure 27 .............................................................................................................................................................. 24
Changes from Original (August 2010) to Revision A Page
• Changed Global Brightness Control feature bullet ............................................................................................................... 1

• Changed typical application circuit (internal linear regulator) ............................................................................................... 1
• Changed typical application circuit (direct power) ................................................................................................................ 2
• Updated bit names for BCR, BCG, and BCB in Table 5 .................................................................................................... 23
• Moved Thermal Shutdown and Noise Reduction sections ................................................................................................. 27

PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Top-Side Markings Samples
(1) Drawing Qty (2) (3) (4)
TLC5971PWP ACTIVE HTSSOP PWP 20 70 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 TLC5971
& no Sb/Br)
TLC5971PWPR ACTIVE HTSSOP PWP 20 2000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 TLC5971
& no Sb/Br)
TLC5971RGER ACTIVE VQFN RGE 24 3000 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 TLC
& no Sb/Br) 5971
TLC5971RGET ACTIVE VQFN RGE 24 250 Green (RoHS CU NIPDAU Level-2-260C-1 YEAR -40 to 85 TLC
& no Sb/Br) 5971
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 26-Jan-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TLC5971PWPR HTSSOP PWP 20 2000 330.0 16.4 6.95 7.1 1.6 8.0 16.0 Q1
TLC5971RGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
TLC5971RGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 26-Jan-2013
*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TLC5971PWPR HTSSOP PWP 20 2000 367.0 367.0 38.0
TLC5971RGER VQFN RGE 24 3000 367.0 367.0 35.0
TLC5971RGET VQFN RGE 24 250 210.0 185.0 35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated

TLC 5971

Uploaded by

Copyright:

Available Formats

TLC 5971

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

TLC 5971

Uploaded by

Copyright:

Available Formats

TLC5971

www.ti.com SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012

12-Channel, 16-Bit, Enhanced Spectrum, PWM, RGB, LED Driver with

Device Optional Device Optional

IREF OUTG0 IREF OUTG0

DATA SDTI SDTO SDTI SDTO

(1) The output voltage range is from 0 V to 3.3 V.

Typical Application Circuit Example (Internal Linear Regulator Using VCC = 6 V to 17 V)

SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012 www.ti.com

Device Optional Device Optional

VREG OUTR0 VREG OUTR0

IREF OUTG0 IREF OUTG0

VCC OUTB3 OUTB3

(1) DATA SDTI SDTO SDTI SDTO

(1) The output operating voltage range is from 0 V to VCC.

Typical Application Circuit Example (Direct Power Supplying VCC = 3 V to 5.5 V)

Device Optional Device Optional

VREG OUTR0 VREG OUTR0

IREF OUTG0 IREF OUTG0

VCC OUTB3 OUTB3

(1) DATA SDTI SDTO SDTI SDTO

(1) The output operating voltage range is from 0 V to VCC.

Typical Application Circuit Example

2 Copyright © 2010–2012, Texas Instruments Incorporated

www.ti.com SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012

ORDERING INFORMATION (1)

ABSOLUTE MAXIMUM RATINGS (1) (2)

Copyright © 2010–2012, Texas Instruments Incorporated 3

SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012 www.ti.com

4 Submit Documentation Feedback Copyright © 2010–2012, Texas Instruments Incorporated

Product Folder Links: TLC5971

www.ti.com SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012

RECOMMENDED OPERATING CONDITIONS

Supply current SDTI = 10 MHz, SCKI = 20 MHz, BLANK = 0,

Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 5

SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012 www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Where: X = R/G/B, n = 0-3.

Where: X = R/G/B, n = 0-3.

6 Submit Documentation Feedback Copyright © 2010–2012, Texas Instruments Incorporated

Product Folder Links: TLC5971

www.ti.com SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012

(1) The propagation delays are calculated by tD2 = tD0 – tD1.

Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 7

SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012 www.ti.com

FUNCTIONAL BLOCK DIAGRAM

3-Grouped Switching Delay

OUTR0 OUTG0 OUTB0 OUTR3 OUTG3 OUTB3

8 Submit Documentation Feedback Copyright © 2010–2012, Texas Instruments Incorporated

Product Folder Links: TLC5971

www.ti.com SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012

Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 9

SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012 www.ti.com

TERMINAL FUNCTIONS (continued)

10 Submit Documentation Feedback Copyright © 2010–2012, Texas Instruments Incorporated

Product Folder Links: TLC5971

www.ti.com SBVS146C – AUGUST 2010 – REVISED SEPTEMBER 2012

PARAMETRIC MEASUREMENT INFORMATION

PIN EQUIVALENT INPUT/OUTPUT SCHEMATICS