May Jun 2023
May Jun 2023
8
23
P1537 [Total No. of Pages : 2
ic-
[6002]-166
tat
S.E. (I.T.)
7s
LOGIC DESIGN & COMPUTER ORGANIZATION
9:3
(2019 Pattern) (Semester - III) (214442)
02 91
0:2
Time : 2½ Hours] [Max. Marks : 70
0
31
4/0 13
Instructions to the candidates:
1) Answer Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or Q.8.
0
2) Neat diagrams must be drawn wherever necessary.
6/2
.23 GP
8
C
23
ic-
Q1) a) Define the following terms. [8]
16
tat
8.2
7s
i) Propagation Delay Time
.24
9:3
ii) Setup Time
91
49
0:2
30
8
23
.23
ic-
OR
16
tat
8.2
9:3
b) Draw and explain 4-bit serial-in serial-out shift register using D-FFs. [6]
91
49
0:2
Q3) a) Draw and explain Single bus organization of CPU? State functions of
4/0
CPU? [8]
CE
81
OR
.24
P.T.O.
49
[6002]-166 1
Q4) a) Draw the block diagram of Hardwired control unit. [8]
8
23
b) Describe the functions of registers: IR, MBR, MAR, PC, Flag register.[9]
ic-
tat
7s
Q5) a) What are key characteristics of RISC & CISC. Compare RISC and
9:3
CISC. [9]
02 91
0:2
b) What is mean by Instruction format? Explain 0-1-2-3 address formats
0
31
4/0 13
with suitable example? [9]
0
OR
6/2
.23 GP
8
b) Explain symmetric multiprocessors(SMP) organization with features.[9]
C
23
ic-
16
tat
8.2
Q7) a) What are the different algorithms and techniques used in managing cache
7s
memory. [8]
.24
9:3
91
49
OR
6/2
GP
Q8) a) Draw & explain memory hierarchy structure? What is mean by a Principle
4/0
of Locality. [9]
CE
81
8
23
b) Explain the memory write cycle with help of suitable timing diagram.[8]
.23
ic-
16
tat
8.2
7s
.24
9:3
91
49
0:2
30
31
01
02
6/2
GP
4/0
CE
81
.23
16
8.2
.24
49
[6002]-166 2