1677431
1677431
TNY284-290
TinySwitch-4
™
Family
Energy-Efficient, Off-Line Switcher With
Line Compensated Overload Power
Product Highlights
+ +
Lowest System Cost with Enhanced Flexibility DC
• 725 V rated MOSFET Output
• Increases BV de-rating margin
• Line compensated overload power – no additional components Wide-Range
High-Voltage D
• Dramatically reduces max overload variation over universal EN/UV
DC Input
input voltage range BP/M
TinySwitch-4
• ±5% turn on UV threshold: line voltage sense with single S
external resistor
• Simple ON/OFF control, no loop compensation needed
PI-6578-101411
• Selectable current limit through BP/M capacitor value Figure 1. Typical Standby Application.
• Higher current limit extends peak power or, in open frame
applications, maximum continuous power
• Lower current limit improves efficiency in enclosed
adapters/chargers
• Allows optimum TinySwitch-4 choice by swapping devices
with no other circuit redesign
• Tight I2f parameter tolerance reduces system cost SO-8C (D Package) DIP-8C (P Package) eSOP-12B (K Package)
• Maximizes MOSFET and magnetics utilization
Figure 2. Package Options.
• ON-time extension – extends low-line regulation range/hold-up
time to reduce input bulk capacitance
• Self-biased: no bias winding or bias components Output Power Table
• Frequency jittering reduces EMI filter costs
230 VAC ± 15% 85-265 VAC
• Pin-out simplifies heat sinking to the PCB
Product 3 Peak or Peak or
• SOURCE pins are electrically quiet for low EMII
Adapter1 Open Adapter1 Open
Enhanced Safety and Reliability Features Frame2 Frame2
• Accurate hysteretic thermal shutdown protection with auto- TNY284P/D/K 6W 11 W 5W 8.5 W
matic recovery eliminates need for manual reset TNY285P/D 8.5 W 15 W 6W 11.5 W
• Auto-restart delivers <3% of maximum power in short-circuit
TNY285K 11 W 15 W 7.5 W 11.5 W
and open loop fault conditions
• Output overvoltage shutdown with optional Zener TNY286P/D 10 W 19 W 7W 15 W
• Fast AC reset with optional UV external resistor TNY286K 13.5 W 19 W 9.5 W 15 W
• Very low component count enhances reliability and enables TNY287D 11.5 W 23.5 W 7W 18 W
single-sided printed circuit board layout TNY287P 13 W 23.5 W 8W 18 W
• High bandwidth provides fast turn-on with no overshoot and
TNY287K 18 W 23.5 W 11 W 16 W
excellent transient load response
• Extended creepage between DRAIN and all other pins improves TNY288P 16 W 28 W 10 W 21.5 W
field reliability TNY288K 23 W 28 W 14.5 W 21.5 W
EcoSmart – Extremely Energy Efficient
™ TNY289P 18 W 32 W 12 W 25 W
• Easily meets all global energy efficiency regulations TNY289K 25 W 32 W 17 W 25 W
• No-load <30 mW with bias winding, <150 mW at 265 VAC TNY290P 20 W 36.5 W 14 W 28.5 W
without bias winding
TNY290K 28 W 36.5 W 20 W 28.5 W
• ON/OFF control provides constant efficiency down to very light
loads – ideal for mandatory CEC regulations and EuP standby Table 1. Output Power Table.
requirements Notes:
1. Minimum continuous power in a typical non-ventilated enclosed adapter
Applications measured at +50 °C ambient. Use of an external heat sink will increase power
• PC Standby and other auxiliary supplies capability.
2. Minimum peak power capability in any design or minimum continuous power in
• DVD/PVR and other low power set top decoders
an open frame design (see Key Applications Considerations).
• Supplies for appliances, industrial systems, metering, etc 3. Packages: D: SO-8C, P: DIP-8C, K: eSOP-12B. See Part Ordering Information.
• Chargers/adapters for cell/cordless phones, PDAs, digital
cameras, MP3/portable audio, shavers, etc.
www.powerint.com September 2012
TNY284-290
BYPASS/
MULTI-FUNCTION DRAIN
(BP/M) (D)
REGULATOR
5.85 V
LINE UNDER-VOLTAGE
115 μA 25 μA
FAULT BYPASS PIN
PRESENT UNDER-VOLTAGE
+
AUTO- BYPASS
RESTART -
CAPACITOR
COUNTER SELECT AND 5.85 V VI
CURRENT 4.9 V LIMIT LINE
6.4 V RESET LIMIT STATE COMPENSATION
MACHINE
CURRENT LIMIT
COMPARATOR
ENABLE -
JITTER
CLOCK
1.0 V + VT
DCMAX THERMAL
SHUTDOWN
OSCILLATOR
ENABLE/ S Q
1.0 V
UNDER-
VOLTAGE
R
(EN/UV) Q
LEADING
OVP EDGE
LATCH BLANKING
SOURCE
(S)
PI-6639-113011
2
Rev. A 09/12 www.powerint.com
TNY284-290
3
www.powerint.com Rev. A 09/12
TNY284-290
external resistor. This facilitates powering of TinySwitch-4 is pulled low. If the ENABLE/UNDERVOLTAGE pin is not pulled
externally through a bias winding to decrease the no-load low for 64 ms, the power MOSFET switching is normally
consumption to well below 50 mW. disabled for 2.5 seconds (except in the case of line undervoltage
condition, in which case it is disabled until the condition is
BYPASS/MULTI-FUNCTION Pin Undervoltage removed). The auto-restart alternately enables and disables the
The BYPASS/MULTI-FUNCTION pin undervoltage circuitry switching of the power MOSFET until the fault condition is
disables the power MOSFET when the BYPASS/MULTI- removed. Figure 6 illustrates auto-restart circuit operation in the
FUNCTION pin voltage drops below 4.9 V in steady state presence of an output short-circuit.
operation. Once the BYPASS/MULTI-FUNCTION pin voltage
drops below 4.9 V in steady state operation, it must rise back to In the event of a line undervoltage condition, the switching of
5.85 V to enable (turn-on) the power MOSFET. the power MOSFET is disabled beyond its normal 2.5 seconds
until the line undervoltage condition ends.
Over Temperature Protection
The thermal shutdown circuitry senses the die temperature. Adaptive Switching Cycle On-Time Extension
The threshold is typically set at 142 °C with 75 °C hysteresis. Adaptive switching cycle on-time extension keeps the cycle on
When the die temperature rises above this threshold the power until current limit is reached, instead of prematurely terminating
MOSFET is disabled and remains disabled until the die after the DCMAX signal goes low. This feature reduces the
temperature falls by 75 °C, at which point it is re-enabled. A minimum input voltage required to maintain regulation, extending
large hysteresis of 75 °C (typical) is provided to prevent over- hold-up time and minimizing the size of bulk capacitor required.
heating of the PC board due to a continuous fault condition. The on-time extension is disabled during the start-up of the
power supply, until the power supply output reaches regulation.
Current Limit
The current limit circuit senses the current in the power Line Undervoltage Sense Circuit
MOSFET. When this current exceeds the internal threshold The DC line voltage can be monitored by connecting an
(ILIMIT ), the power MOSFET is turned off for the remainder of that external resistor from the DC line to the ENABLE/
cycle. The current limit state machine reduces the current limit UNDERVOLTAGE pin. During power-up or when the switching
threshold by discrete amounts under medium and light loads. of the power MOSFET is disabled in auto-restart, the current
into the ENABLE/UNDERVOLTAGE pin must exceed 25 μA to
The leading edge blanking circuit inhibits the current limit initiate switching of the power MOSFET. During power-up, this
comparator for a short time (tLEB) after the power MOSFET is is accomplished by holding the BYPASS/MULTI-FUNCTION pin
turned on. This leading edge blanking time has been set so to 4.9 V while the line undervoltage condition exists. The
that current spikes caused by capacitance and secondary-side BYPASS/MULTI-FUNCTION pin then rises from 4.9 V to 5.85 V
rectifier reverse recovery time will not cause premature when the line undervoltage condition goes away. When the
termination of the switching pulse. switching of the power MOSFET is disabled in auto-restart
mode and a line undervoltage condition exists, the auto-restart
Auto-Restart counter is stopped. This stretches the disable time beyond its
In the event of a fault condition such as output overload, output normal 2.5 seconds until the line undervoltage condition ends.
short-circuit, or an open loop condition, TinySwitch-4 enters
into auto-restart operation. An internal counter clocked by the The line undervoltage circuit also detects when there is no
oscillator is reset every time the ENABLE/UNDERVOLTAGE pin external resistor connected to the ENABLE/UNDERVOLTAGE
pin (less than ~2 μA into the pin). In this case the line
undervoltage function is disabled.
PI-4098-082305
300 V
DRAIN TinySwitch-4 Operation
TinySwitch-4 devices operate in the current limit mode. When
200
enabled, the oscillator turns the power MOSFET on at the
beginning of each cycle. The MOSFET is turned off when the
100
current ramps up to the current limit or when the DCMAX limit is
reached. Since the highest current limit level and frequency of
0
a TinySwitch-4 design are constant, the power delivered to the
10 load is proportional to the primary inductance of the transformer
V and peak primary current squared. Hence, designing the
DC-OUTPUT supply involves calculating the primary inductance of the
5
transformer for the maximum output power required. If the
0 TinySwitch-4 is appropriately chosen for the power level, the
current in the calculated inductance will ramp up to current limit
before the DCMAX limit is reached.
0 2500 5000
Time (ms)
Figure 6. Auto-Restart Operation.
4
Rev. A 09/12 www.powerint.com
TNY284-290
Enable Function
TinySwitch-4 senses the ENABLE/UNDERVOLTAGE pin to The ENABLE/UNDERVOLTAGE pin signal is generated on the
determine whether or not to proceed with the next switching secondary by comparing the power supply output voltage with
cycle. The sequence of cycles is used to determine the current a reference voltage. The ENABLE/UNDERVOLTAGE pin signal
limit. Once a cycle is started, it always completes the cycle is high when the power supply output voltage is less than the
(even when the ENABLE/UNDERVOLTAGE pin changes state reference voltage. In a typical implementation, the ENABLE/
half way through the cycle). This operation results in a power UNDERVOLTAGE pin is driven by an optocoupler. The collector
supply in which the output voltage ripple is determined by the of the optocoupler transistor is connected to the ENABLE/
output capacitor, amount of energy per switch cycle and the UNDERVOLTAGE pin and the emitter is connected to the
delay of the feedback. SOURCE pin. The optocoupler LED is connected in series with
V V
EN EN
CLOCK CLOCK
DC DC
MAX MAX
I DRAIN I DRAIN
V DRAIN V DRAIN
PI-2749-082305 PI-2667-082305
Figure 7. Operation at Near Maximum Loading. Figure 8. Operation at Moderately Heavy Loading.
V V
EN EN
CLOCK CLOCK
DC DC
MAX MAX
I DRAIN I DRAIN
V DRAIN V DRAIN
PI-2377-082305 PI-2661-082305
Figure 9. Operation at Medium Loading. Figure 10. Operation at Very Light Load.
5
www.powerint.com Rev. A 09/12
TNY284-290
a Zener diode across the DC output voltage to be regulated. At near maximum load, TinySwitch-4 will conduct during nearly
When the output voltage exceeds the target regulation voltage all of its clock cycles (Figure 7). At slightly lower load, it will
level (optocoupler LED voltage drop plus Zener voltage), the “skip” additional cycles in order to maintain voltage regulation at
optocoupler LED will start to conduct, pulling the ENABLE/ the power supply output (Figure 8). At medium loads, cycles
UNDERVOLTAGE pin low. The Zener diode can be replaced by will be skipped and the current limit will be reduced (Figure 9).
a TL431 reference circuit for improved accuracy. At very light loads, the current limit will be reduced even further
(Figure 10). Only a small percentage of cycles will occur to
ON/OFF Operation with Current Limit State Machine satisfy the power consumption of the power supply.
The internal clock of the TinySwitch-4 runs all the time. At the
beginning of each clock cycle, it samples the ENABLE/ The response time of the ON/OFF control scheme is very fast
UNDERVOLTAGE pin to decide whether or not to implement a compared to PWM control. This provides tight regulation and
switch cycle, and based on the sequence of samples over excellent transient response.
multiple cycles, it determines the appropriate current limit. At
high loads, the state machine sets the current limit to its highest Power-Up/Down
value. At lighter loads, the state machine sets the current limit The TinySwitch-4 requires only a 0.1 μF capacitor on the
to reduced values. BYPASS/MULTI-FUNCTION pin to operate with standard
200 200
PI-2383-030801
PI-2381-1030801
100 V 100 V
DC-INPUT DC-INPUT
0 0
10 10
V V
5 BYPASS 5 BYPASS
0 0
400 400
200 V 200 V
DRAIN DRAIN
0 0
0 1 2 0 1 2
Time (ms) Time (ms)
Figure 12. Power-Up without Optional External UV Resistor
Figure 11. Power-Up with Optional External UV Resistor (4 MW) Connected to EN/UV Pin.
Connected to EN/UV Pin.
PI-2395-030801
PI-2348-030801
200 200
V V
100 DC-INPUT 100 DC-INPUT
0 0
400 400
300 300
200 V
200 V DRAIN
DRAIN
100 100
0 0
0 .5 1 0 2.5 5
Time (s) Time (s)
Figure 13. Normal Power-Down Timing (without UV). Figure 14. Slow Power-Down Timing with Optional External (4 MW)
UV Resistor Connected to EN/UV Pin.
6
Rev. A 09/12 www.powerint.com
TNY284-290
current limit. Because of its small size, the time to charge this and associated components. Secondly, for battery charger
capacitor is kept to an absolute minimum, typically 0.6 ms. The applications, the current-voltage characteristic often allows the
time to charge will vary in proportion to the BYPASS/MULTI- output voltage to fall close to 0 V while still delivering power.
FUNCTION pin capacitor value when selecting different current TinySwitch-4 accomplishes this without a forward bias winding
limits. Due to the high bandwidth of the ON/OFF feedback, and its many associated components. For applications that
there is no overshoot at the power supply output. When an require very low no-load power consumption (50 mW), a resistor
external resistor (4 MW) is connected from the positive DC input from a bias winding to the BYPASS/MULTI-FUNCTION pin can
to the ENABLE/UNDERVOLTAGE pin, the power MOSFET provide the power to the chip. The minimum recommended
switching will be delayed during power-up until the DC line current supplied is 1 mA. The BYPASS/MULTI-FUNCTION pin
voltage exceeds the threshold (100 V). Figures 11 and 12 show in this case will be clamped at 6.4 V. This method will eliminate
the power-up timing waveform in applications with and without the power draw from the DRAIN pin, thereby reducing the
an external resistor (4 MW) connected to the ENABLE/ no-load power consumption and improving full-load efficiency.
UNDERVOLTAGE pin. Under start-up and overload conditions,
when the conduction time is less than 400 ns, the device Current Limit Operation
reduces the switching frequency to maintain control of the peak Each switching cycle is terminated when the DRAIN current
drain current. reaches the current limit of the device. Current limit operation
provides good line ripple rejection and relatively constant power
During power-down, when an external resistor is used, the delivery independent of input voltage.
power MOSFET will switch for 64 ms after the output loses
regulation. The power MOSFET will then remain off without any BYPASS/MULTI-FUNCTION Pin Capacitor
glitches since the undervoltage function prohibits restart when The BYPASS/MULTI-FUNCTION pin can use a ceramic
the line voltage is low. capacitor as small as 0.1 μF for decoupling the internal power
supply of the device. A larger capacitor size can be used to
Figure 13 illustrates a typical power-down timing waveform. adjust the current limit. For TNY285-290, a 1 μF BYPASS/
Figure 14 illustrates a very slow power-down timing waveform MULTI-FUNCTIONAL pin capacitor will select a lower current
as in standby applications. The external resistor (4 MW) is limit equal to the standard current limit of the next smaller
connected to the ENABLE/UNDERVOLTAGE pin in this case to device and a 10 μF BYPASS/MULTI-FUNCTIONAL pin capacitor
prevent unwanted restarts. will select a higher current limit equal to the standard current
limit of the next larger device. The higher current limit level of
No bias winding is needed to provide power to the chip the TNY290 is set to 850 mA typical. The TNY284 MOSFET
because it draws the power directly from the DRAIN pin (see does not have the capability for increased current limit so this
Functional Description). This has two main benefits. First, for a feature is not available in this device.
nominal application, this eliminates the cost of a bias winding
40
PI-6788-052312
TNY290
TNY280
Maximum Over Power (W)
35
30
25
20
85 100 115 130 145 160 175 190 205 220 235 250 265
Input Voltage (VAC)
Figure 15. Comparison of Maximum Overpower for TinySwitch-4 and
TinySwitch-III as a Function of Input Voltage (Data Collected from
RDK-295 20 W Reference Design).
7
www.powerint.com Rev. A 09/12
TNY284-290
R3 C5
C13 4.7 Ω 1.5 nF
2.2 nF 1/2 W 100 V
250 VAC
C6, C7 C8
1500 µF 1000 µF
10 V 10 V 5 V, 4 A
1 9,10
D4 L2
C3 STPS30L60CT 2.2 µH
2.2 nF VR1
BR1 1 kV P6KE150A
2KBP10M 7,8
1000 V RTN
4
R1
22 Ω D3
C2 1/2 W R2
68 µF 1N4937 8.2 Ω
450 V 3 5 R9 R6
D1 T1 47 Ω 10 kΩ
UF4006-E3 EE22
C4 1%
100 µF
50 V R4
R12 R13
2 MΩ 2 MΩ VR2 30 kΩ
1N5254 1/8 W
L1 R15 27 V
10 mH D 1.5 MΩ
EN/UV 1/8 W
TinySwitch-4
U1 BP/M R8
RT1 TNY290PG
6Ω 1 kΩ
S 1/8 W
U3
PC817 R14 C10
C1 3.3 kΩ 47 nF
100 nF C16 C9 1/8 W 100 V
F1 275 VAC 100 nF 10 µF
5A 100 V 16 V
C11
2.2 µF
50 V U2 R7
90 - 295 TL431 10 kΩ
VAC 1%
PI-6559-062012
8
Rev. A 09/12 www.powerint.com
TNY284-290
In addition to the simple input pi filter (C1, L1, C2) for differential TinySwitch-4 Design Considerations
mode EMI, this design makes use of E-Shield™ shielding
techniques in the transformer to reduce common mode EMI Output Power Table
displacement currents, and R2 and C4 as a damping network The data sheet output power table (Table 1) represents the
to reduce high frequency transformer ringing. These techniques, minimum practical continuous output power level that can be
combined with the frequency jitter of TNY288, give excellent obtained under the following assumed conditions:
conducted and radiated EMI performance with this design
achieving >12 dBμV of margin to EN55022 Class B conducted 1. The minimum DC input voltage is 100 V or higher for 85 VAC
EMI limits. input, or 220 V or higher for 230 VAC input or 115 VAC with
a voltage doubler. The value of the input capacitance should
For design flexibility the value of C7 can be selected to pick one be sized to meet these criteria for AC input designs.
of the 3 current limits options in U1. This allows the designer to 2. Efficiency of 75%.
select the current limit appropriate for the application. 3. Minimum data sheet value of I2f.
4. Transformer primary inductance tolerance of ±10%.
• Standard current limit (ILIMIT) is selected with a 0.1 μF BYPASS/ 5. Reflected output voltage (VOR) of 135 V.
MULTI-FUNCTIONAL pin capacitor and is the normal choice 6. Voltage only output of 12 V with a fast PN rectifier diode.
for typical enclosed adapter applications. 7. Continuous conduction mode operation with transient KP*
• When a 1 μF BYPASS/MULTI-FUNCTIONAL pin capacitor is value of 0.25.
used, the current limit is reduced (ILIMITred or ILIMIT-1) offering 8. Increased current limit is selected for peak and open frame
reduced RMS device currents and therefore improved power columns and standard current limit for adapter columns.
efficiency, but at the expense of maximum power capability. 9. The part is board mounted with SOURCE pins soldered to a
This is ideal for thermally challenging designs where dissipa- sufficient area of copper and/or a heat sink is used to keep
tion must be minimized. the SOURCE pin temperature at or below 110 °C.
• When a 10 μF BYPASS/MULTI-FUNCTIONAL pin capacitor is 10. Ambient temperature of 50 °C for open frame designs and
used, the current limit is increased (ILIMITinc or ILIMIT+1), extending 40 °C for sealed adapters.
the power capability for applications requiring higher peak
power or continuous power where the thermal conditions allow. *Below a value of 1, KP is the ratio of ripple to peak primary
current. To prevent reduced power capability due to premature
Further flexibility comes from the current limits between termination of switching cycles a transient KP limit of ≥0.25 is
adjacent TinySwitch-4 family members being compatible. The recommended. This prevents the initial current limit (IINIT ) from
reduced current limit of a given device is equal to the standard being exceeded at MOSFET turn-on.
current limit of the next smaller device and the increased
current limit is equal to the standard current limit of the next For reference, Table 3 provides the minimum practical power
larger device. delivered from each family member at the three selectable
current limit values. This assumes open frame operation (not
Key Application Considerations thermally limited) and otherwise the same conditions as listed
above. These numbers are useful to identify the correct current
TinySwitch-4 vs. TinySwitch-III limit to select for a given device and output power requirement.
9
www.powerint.com Rev. A 09/12
TNY284-290
capacitor to be effective as a high frequency filter, the capacitor practically eliminates audible noise. Vacuum impregnation of
should be located as close as possible to the SOURCE and the transformer should not be used due to the high primary
BYPASS/MULTI-FUNCTIONAL pins of the device. capacitance and increased losses that result. Higher flux
densities are possible, however careful evaluation of the audible
Peak Output Power Table noise performance should be made using production
transformer samples before approving the design.
230 VAC ± 15% 85-265 VAC
Product
ILIMIT-1 ILIMIT ILIMIT+1 ILIMIT-1 ILIMIT ILIMIT+1 Ceramic capacitors that use dielectrics such as Z5U, when
used in clamp circuits, may also generate audio noise. If this is
TNY284P 9.1 W 10.9 W 9.1 W 7.1 W 8.5 W 7.1 W the case, try replacing them with a capacitor having a different
TNY285P 10.8 W 12 W 15.1 W 8.4 W 9.3 W 11.8 W dielectric or construction, for example a film type.
TNY286P 11.8 W 15.3 W 19.4 W 9.2 W 11.9 W 15.1 W
TinySwitch-4 Layout Considerations
TNY287P 15.1 W 19.6 W 23.7 W 11.8 W 15.3 W 18.5 W
TNY288P 19.4 W 24 W 28 W 15.1 W 18.6 W 21.8 W Layout
See Figure 17 for a recommended circuit board layout for
TNY289P 23.7 W 28.4 W 32.2 W 18.5 W 22 W 25.2 W
TinySwitch-4.
TNY290P 28 W 32.7 W 36.6 W 21.8 W 25.4 W 28.5 W
Single Point Grounding
Table 3. Minimum Practical Power at Three Selectable Current Limit Levels.
Use a single point ground connection from the input filter
capacitor to the area of copper connected to the SOURCE pins.
For best performance of the OVP function, it is recommended
that a relatively high bias winding voltage is used, in the range of Bypass Capacitor (CBP)
15 V - 30 V. This minimizes the error voltage on the bias The BYPASS/MULTI-FUNCTIONAL pin capacitor must be
winding due to leakage inductance and also ensures adequate located directly adjacent to the BYPASS/MULTI-FUNCTIONAL
voltage during no-load operation from which to supply the and SOURCE pins.
BYPASS/MULTI-FUNCTIONAL pin for reduced no-load
consumption. If a 0.1 mF bypass capacitor has been selected it should be a
high frequency ceramic type (e.g. with X7R dielectric). It must
Selecting the Zener diode voltage to be approximately 6 V be placed directly between the ENABLE and SOURCE pins to
above the bias winding voltage (28 V for 22 V bias winding) filter external noise entering the BYPASS pin. If a 1 mF or 10 mF
gives good OVP performance for most designs, but can be bypass capacitor was selected then an additional 0.1 mF
adjusted to compensate for variations in leakage inductance. capacitor should be added across BYPASS and SOURCE pins
Adding additional filtering can be achieved by inserting a low to provide noise filtering (see Figure 17).
value (10 W to 47 W) resistor in series with the bias winding
diode and/or the OVP Zener as shown by R7 and R3 in Figure 16. ENABLE/UNDERVOLTAGE Pin
The resistor in series with the OVP Zener also limits the Keep traces connected to the ENABLE/UNDERVOLTAGE pin
maximum current into the BYPASS/MULTI-FUNCTIONAL pin. short and, as far as is practical, away from all other traces and
nodes above source potential including, but not limited to, the
Reducing No-load Consumption bypass, drain and bias supply diode anode nodes.
As TinySwitch-4 is self-powered from the BYPASS/MULTI-
FUNCTIONAL pin capacitor, there is no need for an auxiliary or Primary Loop Area
bias winding to be provided on the transformer for this purpose. The area of the primary loop that connects the input filter
Typical no-load consumption when self-powered is <150 mW at capacitor, transformer primary and TinySwitch-4 should be kept
265 VAC input. The addition of a bias winding can reduce this as small as possible.
down to <50 mW by supplying the TinySwitch-4 from the lower
bias voltage and inhibiting the internal high-voltage current Primary Clamp Circuit
source. To achieve this, select the value of the resistor (R8 in A clamp is used to limit peak voltage on the DRAIN pin at
Figure 16) to provide the data sheet DRAIN supply current. In turn-off. This can be achieved by using an RCD clamp or a
practice, due to the reduction of the bias voltage at low load, Zener (~200 V) and diode clamp across the primary winding.
start with a value equal to 40% greater than the data sheet To reduce EMI, minimize the loop from the clamp components
maximum current, and then increase the value of the resistor to to the transformer and TinySwitch-4.
give the lowest no-load consumption.
Thermal Considerations
Audible Noise The SOURCE pins are internally connected to the IC lead frame
The cycle skipping mode of operation used in TinySwitch-4 can and provide the main path to remove heat from the device.
generate audio frequency components in the transformer. To Therefore all the SOURCE pins should be connected to a
limit this audible noise generation the transformer should be copper area underneath the TinySwitch-4 to act not only as a
designed such that the peak core flux density is below single point ground, but also as a heat sink. As this area is
3000 Gauss (300 mT). Following this guideline and using the connected to the quiet source node, this area should be
standard transformer production technique of dip varnishing maximized for good heat sinking. Similarly for axial output
diodes, maximize the PCB area connected to the cathode.
10
Rev. A 09/12 www.powerint.com
TNY284-290
m
S
e
BP/M BIAS
r
S
TOP VIEW S
EN/
UV CBP
*CHF/CBP
Opto-
coupler - DC +
OUT
*CHF is a 0.1 µF high frequency noise bypass capacitor (the high frequency 0.1 µF capacitor eliminates need for CBP if ILIMIT selection requires 0.1 µF).
PI-6651-060612
Figure 17. Recommended Circuit Board Layout for TinySwitch-4 with Undervoltage Lock Out Resistor.
Y Capacitor
The placement of the Y capacitor should be directly from the Parasitic leakage currents into the ENABLE/UNDERVOLTAGE
primary input filter capacitor positive terminal to the common/ pin are normally well below this 1 μA threshold when PC board
return terminal of the transformer secondary. Such a placement assembly is in a well controlled production facility. However, high
will route high magnitude common mode surge currents away humidity conditions together with board and/or package
from the TinySwitch-4 device. Note – if an input π (C, L, C) EMI contamination, either from no-clean flux or other contaminants,
filter is used then the inductor in the filter should be placed can reduce the surface resistivity enough to allow parasitic
between the negative terminals of the input filter capacitors. currents >1 μA to flow into the ENABLE/UNDERVOLTAGE pin.
These currents can flow from higher voltage exposed solder
Optocoupler pads close to the ENABLE/UNDERVOLTAGE pin such as the
Place the optocoupler physically close to the TinySwitch-4 to BYPASS/MULTI-FUNCTIONAL pin solder pad preventing the
minimizing the primary-side trace lengths. Keep the high design from starting up. Designs that make use of the
current, high-voltage drain and clamp traces away from the undervoltage lockout feature by connecting a resistor from the
optocoupler to prevent noise pick up. high-voltage rail to the ENABLE/UNDERVOLTAGE pin are not
affected.
Output Diode
For best performance, the area of the loop connecting the If the contamination levels in the PC board assembly facility are
secondary winding, the output diode and the output filter unknown, the application is open frame or operates in a high
capacitor, should be minimized. In addition, sufficient copper pollution degree environment and the design does not make
area should be provided at the anode and cathode terminals of use of the undervoltage lockout feature, then an optional
the diode for heat sinking. A larger area is preferred at the quiet 390 kW resistor should be added from ENABLE/UNDERVOLTAGE
cathode terminal. A large anode area can increase high pin to SOURCE pin to ensure that the parasitic leakage current
frequency radiated EMI. into the ENABLE/UNDERVOLTAGE pin is well below 1 μA.
PC Board Leakage Currents
Note that typical values for surface insulation resistance (SIR)
TinySwitch-4 is designed to optimize energy efficiency across
where no-clean flux has been applied according to the
the power range and particularly in standby/no-load conditions.
suppliers’ guidelines are >>10 MW and do not cause this issue.
Current consumption has therefore been minimized to achieve
this performance. The ENABLE/UNDERVOLTAGE pin under-
voltage feature for example has a low threshold (~1 μA) to
detect whether an undervoltage resistor is present.
11
www.powerint.com Rev. A 09/12
TNY284-290
12
Rev. A 09/12 www.powerint.com
TNY284-290
Thermal Resistance
Thermal Impedance: P Package: Notes:
(qJA) .................................70 °C/W(2); 60 °C/W(3) 1. Measured on the SOURCE pin close to the plastic interface.
(qJC)(1) ...................................................11 °C/W 2. Soldered to 0.36 sq. in. (232 mm2), 2 oz. (610 g/m2) copper clad.
D Package: 3. Soldered to 1 sq. in. (645 mm2), 2 oz. (610 g/m2) copper clad.
(qJA) ...............................100 °C/W(2); 80 °C/W(3) 4. The case temperature is measured at the bottom-side
(qJC)(1) ...................................................30 °C/W exposed pad.
K Package:
(qJA) .................................45 °C/W(2); 38 °C/W(3)
(qJC)(4).....................................................2 °C/W
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 18 Min Typ Max Units
(Unless Otherwise Specified)
Control Functions
13
www.powerint.com Rev. A 09/12
TNY284-290
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 18 Min Typ Max Units
(Unless Otherwise Specified)
Control Functions (cont.)
VBP/M = 0 V, TJ = 25 °C
ICH1 -6.5 -4.5 -2.5
BP/M Pin See Note C, D
mA
Charge Current VBP/M = 4 V, TJ = 25 °C
ICH2 -4.7 -2.8 -1.4
See Note C, D
BP/M Pin
VBP/MH 0.80 0.95 1.20 V
Voltage Hysteresis
BP/M Pin
VSHUNT IBP = 2 mA 6.0 6.4 6.85 V
Shunt Voltage
EN/UV Pin Line Under-
ILUV TJ = 25 °C 23.75 25 26.25 mA
voltage Threshold
EN/UV Pin – Reset
Hysteresis (Following TJ = 25 °C
3 5 8 mA
Latch Off with BP/M See Note G
Pin Current >ISD)
Circuit Protection
di/dt = 50 mA/ms
TJ = 25 °C TNY284P/D/K 233 250 267
See Note E
di/dt = 55 mA/ms
TJ = 25 °C TNY285P/D/K 256 275 294
See Note E
di/dt = 70 mA/ms
TJ = 25 °C TNY286P/D/K 326 350 374
See Note E
14
Rev. A 09/12 www.powerint.com
TNY284-290
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 18 Min Typ Max Units
(Unless Otherwise Specified)
Circuit Protection (cont.)
di/dt = 42 mA/ms
TJ = 25 °C TNY284P/D/K 196 210 233
See Note E
di/dt = 50 mA/ms
TJ = 25 °C TNY285P/D/K 233 250 277
See Note E
di/dt = 55 mA/ms
TJ = 25 °C TNY286P/D/K 256 275 305
See Notes E
di/dt = 90 mA/ms
TJ = 25 °C TNY288P/K 419 450 499
See Notes E
di/dt = 42 mA/ms
TJ = 25 °C TNY284P/D/K 196 210 233
See Notes E, F
di/dt = 70 mA/ms
TJ = 25 °C TNY285P/D/K 326 350 388
See Notes E
di/dt = 90 mA/ms
TJ = 25 °C TNY286P/D/K 419 450 499
See Notes E
15
www.powerint.com Rev. A 09/12
TNY284-290
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 18 Min Typ Max Units
(Unless Otherwise Specified)
Circuit Protection (cont.)
Standard Current
Limit, I2f = ILIMIT(TYP)2 0.9 × 1.12 ×
× fOSC(TYP) TNY284-290 I2f
I2f I2f
TJ = 25 °C
Reduced Current
Limit, I2f = ILIMITred(TYP)2 0.9 × 1.16 ×
Power Coefficient I2f × fOSC(TYP) TNY284-290 I2f A2Hz
I2f I2f
TJ = 25 °C
Increased Current
Limit, I2f = ILIMITinc(TYP)2 0.9 × 1.16 ×
× fOSC(TYP) TNY284-290 I2f
I2f I2f
TJ = 25 °C
Leading Edge TJ = 25 °C
tLEB 170 215 ns
Blanking Time See Note G
Current Limit TJ = 25 °C
tILD 150 ns
Delay See Note G, H
Thermal Shutdown
TSD 135 142 150 °C
Temperature
Thermal Shutdown
TSDH 75 °C
Hysteresis
Output
TNY284 TJ = 25 °C 28 32
ID = 25 mA TJ = 100 °C 42 48
ON-State TNY285 TJ = 25 °C 19 22
RDS(ON) W
Resistance ID = 28 mA TJ = 100 °C 29 33
TNY286 TJ = 25 °C 14 16
ID = 35 mA TJ = 100 °C 21 24
16
Rev. A 09/12 www.powerint.com
TNY284-290
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 18 Min Typ Max Units
(Unless Otherwise Specified)
Output (cont.)
VDS = 375 V,
VBP/M = 6.2 V
IDSS2 TJ = 50 °C 15
VEN/UV = 0 V
See Note G, I
DRAIN Supply
50 V
Voltage
Auto-Restart TJ = 25 °C
tAR 64 ms
ON-Time at fOSC See Note K
Auto-Restart
DCAR TJ = 25 °C 3 %
Duty Cycle
17
www.powerint.com Rev. A 09/12
TNY284-290
NOTES:
A. IS1 is an accurate estimate of device controller current consumption at no-load, since operating frequency is so low under these
conditions. Total device consumption at no-load is the sum of IS1 and IDSS2.
B. Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the DRAIN. An
alternative is to measure the BYPASS/MULTI-FUNCTIONAL pin current at 6.1 V.
C. BYPASS/MULTI-FUNCTIONAL pin is not intended for sourcing supply current to external circuitry.
D. To ensure correct current limit it is recommended that nominal 0.1 mF / 1 mF / 10 mF capacitors are used. In addition, the BP/M
capacitor value tolerance should be equal or better than indicated below across the ambient temperature range of the target
application. The minimum and maximum capacitor values are guaranteed by characterization.
18
Rev. A 09/12 www.powerint.com
TNY284-290
470 Ω
5Ω S2
470 Ω
S D
S1
S
2 MΩ 50 V
S BP/M
EN/UV 10 V
S
0.1 µF 150 V
NOTE: This test circuit is not applicable for current limit or output characteristic measurements.
PI-4079-080905
DCMAX
(internal signal)
tP
EN/UV
tEN/UV
VDRAIN
1
tP =
fOSC
PI-2364-012699
Figure 19. Duty Cycle Measurement. Figure 20. Output Enable Timing.
1.10 1.10
TJ = 25 °C
PI-6803-060512
PI-6804-060112
TJ = 25 °C
1.05 1.05
Current Limit (Normalized)
1.00 1.00
0.95 0.95
0.90 0.90
0.85 0.85
0.80 0.80
0.75 Typical 0.75 Typical
Minimum Minimum
0.70 Maximum 0.70 Maximum
0.65 0.65
0.60 0.60
0 1 2 3 4 5 6 0 1 2 3 4 5 6
TON (µs) TON (µs)
Figure 21. Current Limit vs. TON for TNY284~287. Figure 22. Current Limit vs. TON for TNY288~290.
19
www.powerint.com Rev. A 09/12
TNY284-290
1.1 1.05
PI-2213-012301
PI-6787-053112
Standard Current Limit
1.00
(Normalized to 25 °C)
(Normalized to 25 °C)
Breakdown Voltage
95
1.0
90
85
0.9 80
-50 -25 0 25 50 75 100 125 150 -40 -20 0 20 40 60 80 100 120
Junction Temperature (°C) Temperature (C)
Figure 23. Breakdown vs. Temperature. Figure 24. Standard Current Limit vs. Temperature.
1.4 300
PI-6786-052412
PI-6785-052412
Scaling Factors:
1.2 TNY284 1.0
Normalized Current Limit
250
Drain Current (mA) TNY285 1.5
TNY286 2.0
1.0
(See Figure 21)
1000 40
PI-6771-051112
PI-6772-051112
Scaling Factors:
Scaling Factors: TNY284 1.0
Drain Capacitance (pF)
TNY286 2.0
TNY287 3.5 TNY288 5.6
TNY288 5.6 TNY289 7.9
20 TNY290 11.2
TNY289 7.9
TNY290 11.2
10
10
1 0
0 100 200 300 400 500 600 0 100 200 300 400 500 600
Drain Voltage (V) Drain Voltage (V)
Figure 27. COSS vs. Drain Voltage. Figure 28. Drain Capacitance Power.
20
Rev. A 09/12 www.powerint.com
TNY284-290
1.2
PI-4281-012306
Under-Voltage Threshold
1.0
(Normalized to 25 °C)
0.8
0.6
0.4
0.2
0
-50 -25 0 25 50 75 100 125
Junction Temperature (°C)
Figure 29. Undervoltage Threshold vs. Temperarture.
21
www.powerint.com Rev. A 09/12
TNY284-290
DIP-8C
⊕D S .004 (.10) Notes:
-E- 1. Package dimensions conform to JEDEC specification
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
.240 (6.10) 3. Dimensions shown do not include mold flash or other
.260 (6.60) protrusions. Mold flash or protrusions shall not exceed
.006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clock-
wise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 3 is omitted.
Pin 1
5. Minimum metal to metal spacing at the package body for
.367 (9.32) the omitted lead location is .137 inch (3.48 mm).
-D- 6. Lead width measured at package body.
.387 (9.83)
7. Lead spacing measured with the leads constrained to be
.057 (1.45) perpendicular to plane T.
.068 (1.73)
(NOTE 6)
-T-
SEATING .008 (.20)
PLANE .120 (3.05) .015 (.38)
.140 (3.56)
22
Rev. A 09/12 www.powerint.com
TNY284-290
SO-8C (D Package)
0.10 (0.004) C A-B 2X
2 DETAIL A
4 B
4.90 (0.193) BSC
A 4
D
8 5
GAUGE
PLANE
SEATING
PLANE
2 3.90 (0.154) BSC 6.00 (0.236) BSC o
C 0-8
0.25 (0.010)
1.04 (0.041) REF
BSC
0.10 (0.004) C D
0.40 (0.016)
2X 1
Pin 1 ID 4 0.20 (0.008) C 1.27 (0.050)
1.27 (0.050) BSC 2X
7X 0.31 - 0.51 (0.012 - 0.020)
0.25 (0.010) M C A-B D
C 0.17 (0.007)
0.25 (0.010)
Reference
Solder Pad +
Dimensions
Notes:
1. JEDEC reference: MS-012.
2.00 (0.079) 4.90 (0.193) 2. Package outline exclusive of mold flash and metal burr.
3. Package outline inclusive of plating thickness.
4. Datums A and B to be determined at datum plane H.
+ + + 5. Controlling dimensions are in millimeters. Inch dimensions
are shown in parenthesis. Angles in degrees.
1.27 (0.050) 0.60 (0.024)
D07C PI-4526-040110
23
www.powerint.com Rev. A 09/12
TNY284-290
eSOP-12B (K Package)
0.010 [0.25]
0.356 [9.04] Ref.
Ref. 0.055 [1.40] Ref.
2 0.004 [0.10] C A 2X
0.400 [10.16] 0.325 [8.26]
Pin #1 I.D. H
(Laser Marked) Max. 7 0.010 [0.25]
2X 7 12
0.004 [0.10] C B Gauge Plane
Seating Plane
0.059 [1.50]
0°- 8°
C
Ref, Typ 2 0.034 [0.85]
0.460 [11.68] 0.350 [8.89] 0.225 [5.72] 0.026 [0.65]
Max. 7
0.059 [1.50]
Ref, Typ
DETAIL A (Scale = 9X)
3 4 6 B 6 1 0.049 [1.23]
0.008 [0.20] C 1 2
3 4 0.028 [0.71] 0.046 [1.16]
2X, 5/6 Lead Tips 0.023 [0.58] 0.120 [3.05] Ref
11× Ref.
0.018 [0.46]
0.070 [1.78]
0.010 (0.25) M C A B
24
Rev. A 09/12 www.powerint.com
TNY284-290
25
www.powerint.com Rev. A 09/12
Revision Notes Date
A Code A data sheet. 09/12
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered
by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A
complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under
certain patent rights as set forth at http://www.powerint.com/ip.htm.
1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii)
whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant
injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause
the failure of the life support device or system, or to affect its safety or effectiveness.
The PI logo, TOPSwitch, TinySwitch, LinkSwitch, LYTSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS,
HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc.
Other trademarks are property of their respective companies. ©2012, Power Integrations, Inc.