default search action
Integration, Volume 24
Volume 24, Number 1, December 1997
- Mohammed A. Aloqeely, Mohammed A. Al-Turaigi, Saleh A. Alshebeili:
A new approach for the design of linear systolic arrays for computing third-order cumulants. 1-17 - Vida Vakilotojar, Peter A. Beerel:
RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking. 19-35 - Patrick Girard, Christian Landrault, Serge Pravossoudovitch, D. Severac:
A non-iterative gate resizing algorithm for high reduction in power consumption. 37-52 - Tetsushi Koide, Shin'ichi Wakabayashi, Mitsuhiro Ono, Yutaka Nishimaru, Noriyoshi Yoshida:
A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs. 53-77 - An-Nan Suen, Jhing-Fa Wang, Jia-Lang Lin:
VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements. 79-97
Volume 24, Number 2, December 1997
- Shihming Liu, Massoud Pedram, Alvin M. Despain:
State assignment based on two-dimensional placement and hypercube mapping. 101-118 - Guy Even, Ami Litman:
Overcoming chip-to-chip delays and clock skews. 119-133 - Yao-Ping Chen, D. F. Wong:
On retiming for FPGA logic module minimization. 135-145 - Yao-Ping Chen, D. F. Wong:
A graph theoretic approach to feed-through pin assignment. 147-158 - Aravind R. Valkodai, Tajinder Manku:
Modeling and designing silicon thin-film inductors and transformers using HSPICE for RFIC applications. 159-171
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.