"An FPGA Implementation of a Timing-Error Tolerant Discrete Cosine ..."

Yaoqiang Li et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2684746.2689113

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/LiCKS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/LiCKS15
Yaoqiang Li, Pierce I-Jen Chuang, Andrew A. Kennings, Manoj Sachdev:
An FPGA Implementation of a Timing-Error Tolerant Discrete Cosine Transform (Abstract Only). FPGA 2015: 266

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.