"Design and FPGA Implementation of an Embedded Real-Time Biologically ..."

Martin J. Pearson et al. (2005)

> Home

Details and statistics

DOI: 10.1109/FPL.2005.1515790

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fpl/PearsonMPNGGM05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/PearsonMPNGGM05
Martin J. Pearson, Chris Melhuish, Anthony G. Pipe, Mokhtar Nibouche, Ian Gilhespy, Kevin N. Gurney, Benjamin Mitchinson:
Design and FPGA Implementation of an Embedded Real-Time Biologically Plausible Spiking Neural Network Processor. FPL 2005: 582-585

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.