"A Progressive Dual-Rail Routing Repair Approach for FPGA Implementation of ..."

Chenyang Tu et al. (2014)

> Home

Details and statistics

DOI: 10.1007/978-3-319-06320-1_17

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispec/TuHGTLL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispec/TuHGTLL14
Chenyang Tu, Wei He, Neng Gao, Eduardo de la Torre, Zeyi Liu, Limin Liu:
A Progressive Dual-Rail Routing Repair Approach for FPGA Implementation of Crypto Algorithm. ISPEC 2014: 217-231

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.