default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMihalis Psarakis
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2024
[j24]Almabrok Abdoalnasir, Mihalis Psarakis, Anastasios I. Dounis:
Considerations on LAMDA Controller With BB-BC Tuning Toward Hardware Implementation. IEEE Trans. Ind. Informatics 20(11): 13113-13123 (2024)- [j23]Dimitris Agiakatsikas
, Nikos Foutris, Aitzan Sari, Vasileios Vlagkoulis, Ioanna Souvatzoglou, Mihalis Psarakis, Ruiqi Ye, John Goodacre, Mikel Luján, Maria Kastriotou, Carlo Cazzaniga, Chris Frost:
Single Event Effects Assessment of UltraScale+ MPSoC Systems Under Atmospheric Radiation. IEEE Trans. Reliab. 73(1): 771-783 (2024) - [c47]Amalia-Artemis Koufopoulou, Athanasios Papadimitriou, Mihalis Psarakis, David Hély:
Automated Hardware Security Countermeasure Integration Inside High Level Synthesis. DATE 2024: 1-2 - [i6]Ioanna Souvatzoglou, Athanasios Papadimitriou, Aitzan Sari, Vasileios Vlagkoulis, Mihalis Psarakis:
Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs. CoRR abs/2404.01757 (2024) - 2023
- [j22]Ioannis Tsounis, Dimitris Agiakatsikas, Mihalis Psarakis:
A Methodology for Fault-tolerant Pareto-optimal Approximate Designs of FPGA-based Accelerators. ACM Trans. Embed. Comput. Syst. 22(4): 78:1-78:31 (2023) - [c46]Amalia-Artemis Koufopoulou, Athanasios Papadimitriou, Aggelos Pikrakis, Mihalis Psarakis, David Hély:
On the Prediction of Hardware Security Properties of HLS Designs Using Graph Neural Networks. DFT 2023: 1-6 - [c45]Ioannis Tsounis, Dimitris Agiakatsikas, Mihalis Psarakis:
Detecting Hardware Faults in Approximate Adders via Minimum Redundancy. IOLTS 2023: 1-7 - [c44]Dimitris Agiakatsikas, George Papadimitriou, Vasileios Karakostas, Dimitris Gizopoulos, Mihalis Psarakis, Camille Bélanger-Champagne, Ewart Blackmore:
Impact of Voltage Scaling on Soft Errors Susceptibility of Multicore Server CPUs. MICRO 2023: 957-971 - [e2]Luca Cassano, Mihalis Psarakis, Marcello Traiola, Alberto Bosio:
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2023, Juan-Les-Pins, France, October 3-5, 2023. IEEE 2023, ISBN 979-8-3503-1500-4 [contents] - [i5]Dimitris Agiakatsikas, Nikos Foutris, Aitzan Sari, Vasileios Vlagkoulis, Ioanna Souvatzoglou, Mihalis Psarakis, Ruiqi Ye, John Goodacre, Mikel Luján, Maria Kastriotou, Carlo Cazzaniga, Chris Frost:
Single Event Effects Assessment of UltraScale+ MPSoC Systems under Atmospheric Radiation. CoRR abs/2303.08098 (2023) - [i4]Amalia-Artemis Koufopoulou, Kalliopi Xevgeni, Athanasios Papadimitriou, Mihalis Psarakis, David Hély:
Security and Reliability Evaluation of Countermeasures implemented using High-Level Synthesis. CoRR abs/2312.06268 (2023) - [i3]Amalia-Artemis Koufopoulou, Athanasios Papadimitriou, Aggelos Pikrakis, Mihalis Psarakis, David Hély:
On the Prediction of Hardware Security Properties of HLS Designs Using Graph Neural Networks. CoRR abs/2312.07594 (2023) - 2022
- [c43]Konstantinos Nomikos, Athanasios Papadimitriou, Mihalis Psarakis, Aggelos Pikrakis, Vincent Beroulle:
Evaluation of Hiding-based Countermeasures against Deep Learning Side Channel Attacks with Pre-trained Networks. DFT 2022: 1-6 - [c42]Ioanna Souvatzoglou, Dimitris Agiakatsikas, George Antonopoulos, Vasileios Vlagkoulis, Aitzan Sari, Athanasios Papadimitriou, Mihalis Psarakis:
The Impact of Hardware Folding on Dependability in Spaceborne FPGA-based Neural Networks. FPT 2022: 1 - [c41]Amalia-Artemis Koufopoulou, Kalliopi Xevgeni, Athanasios Papadimitriou, Mihalis Psarakis, David Hély:
Security and Reliability Evaluation of Countermeasures implemented using High-Level Synthesis. IOLTS 2022: 1-8 - [i2]Dimitris Agiakatsikas, Nikos Foutris, Aitzan Sari, Vasileios Vlagkoulis, Ioanna Souvatzoglou, Mihalis Psarakis, Mikel Luján, Maria Kastriotou, Carlo Cazzaniga:
Evaluation of Xilinx Deep Learning Processing Unit under Neutron Irradiation. CoRR abs/2206.01981 (2022) - 2021
- [c40]Ioanna Souvatzoglou, Athanasios Papadimitriou, Aitzan Sari, Vasileios Vlagkoulis, Mihalis Psarakis:
Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs. DFT 2021: 1-6 - [c39]Ioannis Tsounis, Athanasios Papadimitriou, Mihalis Psarakis:
Analyzing the Impact of Approximate Adders on the Reliability of FPGA Accelerators. ETS 2021: 1-2 - 2020
- [j21]Aitzan Sari, Mihalis Psarakis:
Scrubbing-Aware Placement for Reliable FPGA Systems. IEEE Trans. Emerg. Top. Comput. 8(3): 564-576 (2020) - [j20]Mihalis Psarakis, Anastasios I. Dounis, Almabrok Abdoalnasir, Stavros Stavrinidis, Georgios Gkekas:
An FPGA-Based Accelerated Optimization Algorithm for Real-Time Applications. J. Signal Process. Syst. 92(10): 1155-1176 (2020) - [c38]Athanasios Papadimitriou, Konstantinos Nomikos, Mihalis Psarakis, Ehsan Aerabi, David Hély:
You can detect but you cannot hide: Fault Assisted Side Channel Analysis on Protected Software-based Block Ciphers. DFT 2020: 1-6 - [c37]Konstantinos Nomikos, Athanasios Papadimitriou, George Stergiopoulos, Dimitris Koutras, Mihalis Psarakis, Panayiotis Kotzanikolaou:
On a Security-oriented Design Framework for Medical IoT Devices: The Hardware Security Perspective. DSD 2020: 301-308 - [e1]Luigi Dilillo, Mihalis Psarakis, Taniya Siddiqua:
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2020, Frascati, Italy, October 19-21, 2020. IEEE 2020, ISBN 978-1-7281-9457-8 [contents]
2010 – 2019
- 2019
- [j19]Cristina Alcaraz, Mike Burmester, Jorge Cuéllar, Xinyi Huang, Panayiotis Kotzanikolaou, Mihalis Psarakis:
Guest Editorial Special Issue on Secure Embedded IoT Devices for Resilient Critical Infrastructures. IEEE Internet Things J. 6(5): 7988-7991 (2019) - [c36]Ioannis Tsounis, Antonis Tsigkanos, Vasileios Vlagkoulis, Mihalis Psarakis, Nektarios Kranitis, Antonis M. Paschalis:
Analyzing the Resilience to SEUs of an Image Data Compression Core in a COTS SRAM FPGA. AHS 2019: 17-24 - [p1]Ioannis Stellios, Panayiotis Kotzanikolaou, Mihalis Psarakis:
Advanced Persistent Threats and Zero-Day Exploits in Industrial Internet of Things. Security and Privacy Trends in the Industrial Internet of Thing 2019: 47-68 - 2018
- [j18]Almabrok Abdoalnasir, Mihalis Psarakis, Anastasios I. Dounis:
Fast Tuning of the PID Controller in An HVAC System Using the Big Bang-Big Crunch Algorithm and FPGA Technology. Algorithms 11(10): 146 (2018) - [j17]Ioannis Stellios, Panayiotis Kotzanikolaou, Mihalis Psarakis, Cristina Alcaraz, Javier López:
A Survey of IoT-Enabled Cyberattacks: Assessing Attack Paths to Critical Infrastructures and Services. IEEE Commun. Surv. Tutorials 20(4): 3453-3495 (2018) - [c35]Almabrok Abdoalnasir, Mihalis Psarakis, Anastasios I. Dounis:
An Efficient FPGA Implementation of the Big Bang-Big Crunch Optimization Algorithm. ARC 2018: 166-177 - 2017
- [j16]Aitzan Sari, Mihalis Psarakis:
A Flexible Fault Injection Platform for the Analysis of the Symptoms of Soft Errors in FPGA Soft Processors. J. Circuits Syst. Comput. 26(8): 1740009:1-1740009:21 (2017) - [c34]Mihalis Psarakis, Aitzan Sari:
A scrubbing scheduling approach for reliable FPGA multicore processors with real-time constraints. DFT 2017: 1-4 - 2016
- [c33]Aitzan Sari, Mihalis Psarakis:
A fault injection platform for the analysis of soft error effects in FPGA soft processors. DDECS 2016: 15-20 - [i1]Mihalis Psarakis:
Reliability-Aware Overlay Architectures for FPGAs: Features and Design Challenges. CoRR abs/1606.06452 (2016) - 2014
- [c32]Mihalis Psarakis, Alexandros Vavousis, Cristiana Bolchini, Antonio Miele:
Design and implementation of a self-healing processor on SRAM-based FPGAs. DFT 2014: 165-170 - [c31]Aitzan Sari, Dimitris Agiakatsikas, Mihalis Psarakis:
A soft error vulnerability analysis framework for Xilinx FPGAs. FPGA 2014: 237-240 - [c30]Manolis Kaliorakis, Mihalis Psarakis, Nikos Foutris, Dimitris Gizopoulos:
Accelerated online error detection in many-core microprocessor architectures. VTS 2014: 1-6 - 2013
- [j15]Alexandros Vavousis, Andreas Apostolakis, Mihalis Psarakis:
A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration. J. Electron. Test. 29(6): 805-823 (2013) - [c29]Manolis Kaliorakis, Nikos Foutris, Dimitris Gizopoulos, Mihalis Psarakis, Antonis M. Paschalis:
Online error detection in multiprocessor chips: A test scheduling study. IOLTS 2013: 169-172 - [c28]Aitzan Sari, Mihalis Psarakis, Dimitris Gizopoulos:
Combining checkpointing and scrubbing in FPGA-based real-time systems. VTS 2013: 1-6 - 2012
- [c27]Mihalis Psarakis, Andreas Apostolakis:
Fault tolerant FPGA processor based on runtime reconfigurable modules. ETS 2012: 1-6 - [c26]Mihalis Psarakis, Aggelos Pikrakis, Giannis Dendrinos:
FPGA-based Acceleration for Tracking Audio Effects in Movies. FCCM 2012: 85-92 - 2011
- [j14]Jacques Henri Collet, Piotr Zajac, Mihalis Psarakis, Dimitris Gizopoulos:
Chip Self-Organization and Fault Tolerance in Massively Defective Multicore Arrays. IEEE Trans. Dependable Secur. Comput. 8(2): 207-217 (2011) - [c25]Dimitris Gizopoulos, Mihalis Psarakis, Sarita V. Adve, Pradeep Ramachandran, Siva Kumar Sastry Hari, Daniel J. Sorin, Albert Meixner, Arijit Biswas, Xavier Vera:
Architectures for online error detection and recovery in multicore processors. DATE 2011: 533-538 - [c24]Aitzan Sari, Mihalis Psarakis:
Scrubbing-based SEU mitigation approach for Systems-on-Programmable-Chips. FPT 2011: 1-8 - [c23]Nikos Foutris, Dimitris Gizopoulos, Mihalis Psarakis, Xavier Vera, Antonio González:
Accelerating microprocessor silicon validation by exposing ISA diversity. MICRO 2011: 386-397 - 2010
- [j13]Mihalis Psarakis, Dimitris Gizopoulos, Edgar E. Sánchez, Matteo Sonza Reorda:
Microprocessor Software-Based Self-Testing. IEEE Des. Test Comput. 27(3): 4-19 (2010) - [c22]Nikos Foutris, Mihalis Psarakis, Dimitris Gizopoulos, Andreas Apostolakis, Xavier Vera, Antonio González:
MT-SBST: Self-test optimization in multithreaded multicore architectures. ITC 2010: 734-743
2000 – 2009
- 2009
- [j12]Andreas Apostolakis, Dimitris Gizopoulos, Mihalis Psarakis, Danilo Ravotto, Matteo Sonza Reorda:
Test Program Generation for Communication Peripherals in Processor-Based SoC Devices. IEEE Des. Test Comput. 26(2): 52-63 (2009) - [j11]Andreas Apostolakis, Dimitris Gizopoulos, Mihalis Psarakis, Antonis M. Paschalis:
Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors. IEEE Trans. Computers 58(12): 1682-1694 (2009) - [j10]George Xenoulis, Dimitris Gizopoulos, Mihalis Psarakis, Antonis M. Paschalis:
Instruction-Based Online Periodic Self-Testing of Microprocessors with Floating-Point Units. IEEE Trans. Dependable Secur. Comput. 6(2): 124-134 (2009) - [c21]Andreas Apostolakis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis, Ishwar Parulkar:
Exploiting Thread-Level Parallelism in Functional Self-Testing of CMT Processors. ETS 2009: 33-38 - [c20]Eleftherios Kolonis, Michael Nicolaidis, Dimitris Gizopoulos, Mihalis Psarakis, Jacques Henri Collet, Piotr Zajac:
Enhanced self-configurability and yield in multicore grids. IOLTS 2009: 75-80 - 2008
- [j9]Dimitris Gizopoulos, Mihalis Psarakis, Miltiadis Hatzimihail, Michail Maniatakos, Antonis M. Paschalis, Anand Raghunathan, Srivaths Ravi:
Systematic Software-Based Self-Test for Pipelined Processors. IEEE Trans. Very Large Scale Integr. Syst. 16(11): 1441-1453 (2008) - [c19]Andreas Apostolakis, Dimitris Gizopoulos, Mihalis Psarakis, Antonis M. Paschalis:
Functional Self-Testing for Bus-Based Symmetric Multiprocessors. DATE 2008: 1304-1309 - 2007
- [j8]Andreas Apostolakis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip. IEEE Trans. Very Large Scale Integr. Syst. 15(8): 971-975 (2007) - [c18]George Xenoulis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
On-Line Periodic Self-Testing of High-Speed Floating-Point Units in Microprocessors. DFT 2007: 379-387 - [c17]Andreas Apostolakis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
A Functional Self-Test Approach for Peripheral Cores in Processor-Based SoCs. IOLTS 2007: 271-276 - [c16]Miltiadis Hatzimihail, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
A methodology for detecting performance faults in microprocessors via performance monitoring hardware. ITC 2007: 1-10 - 2006
- [j7]George Xenoulis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
Testability Analysis and Scalable Test Generation for High-Speed Floating-Point Units. IEEE Trans. Computers 55(11): 1449-1457 (2006) - [c15]Mihalis Psarakis, Dimitris Gizopoulos, Miltiadis Hatzimihail, Antonis M. Paschalis, Anand Raghunathan, Srivaths Ravi:
Systematic software-based self-test for pipelined processors. DAC 2006: 393-398 - [c14]P. Kenterlis, Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, Mihalis Psarakis:
A Low-Cost SEU Fault Emulation Platform for SRAM-Based FPGAs. IOLTS 2006: 235-241 - 2005
- [j6]Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
Built-in sequential fault self-testing of array multipliers. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(3): 449-460 (2005) - [c13]Miltiadis Hatzimihail, Mihalis Psarakis, George Xenoulis, Dimitris Gizopoulos, Antonis M. Paschalis:
Software-Based Self-Test for Pipelined Processors: A Case Study. DFT 2005: 535-543 - [c12]George Xenoulis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
Test Generation Methodology for High-Speed Floating Point Adders. IOLTS 2005: 227-232 - 2003
- [j5]Dimitris Gizopoulos, Mihalis Psarakis, Antonis M. Paschalis, Yervant Zorian:
Easily Testable Cellular Carry Lookahead Adders. J. Electron. Test. 19(3): 285-298 (2003) - 2001
- [b1]Mihalis Psarakis:
Αποδοτικές τεχνικές ελέγχου ορθής λειτουργίας επαναληπτικών διατάξεων λογικής σε τεχνολογία CMOS VLSI. National and Kapodistrian University of Athens, Greece, 2001 - [j4]Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, Mihalis Psarakis, Yervant Zorian:
An Effective Deterministic BIST Scheme for Shifter/Accumulator Pairs in Datapaths. J. Electron. Test. 17(2): 97-107 (2001) - [c11]Antonis M. Paschalis, Dimitris Gizopoulos, Nektarios Kranitis, Mihalis Psarakis, Yervant Zorian:
Deterministic software-based self-testing of embedded processor cores. DATE 2001: 92-96 - [c10]Nektarios Kranitis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis, Yervant Zorian:
An Effective Deterministic BIST Scheme for Shifter/Accumulator Pairs in Datapaths. ISQED 2001: 343-349 - [c9]Mihalis Psarakis, Antonis M. Paschalis, Nektarios Kranitis, Dimitris Gizopoulos, Yervant Zorian:
Robust and Low-Cost BIST Architectures for Sequential Fault Testing in Datapath Multipliers. VTS 2001: 15-21 - 2000
- [j3]Nektarios Kranitis, Dimitris Gizopoulos, Antonis M. Paschalis, Mihalis Psarakis, Yervant Zorian:
Power-/Energy Efficient BIST Schemes for Processor Data Paths. IEEE Des. Test Comput. 17(4): 15-28 (2000) - [j2]Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis, Yervant Zorian:
Sequential Fault Modeling and Test Pattern Generation for CMOS Iterative Logic Arrays. IEEE Trans. Computers 49(10): 1083-1099 (2000) - [c8]Dimitris Gizopoulos, Nektarios Kranitis, Mihalis Psarakis, Antonis M. Paschalis, Yervant Zorian:
Effective Low Power BIST for Datapaths. DATE 2000: 757 - [c7]Mihalis Psarakis, Nektarios Kranitis, Dimitris Gizopoulos, Antonis M. Paschalis, Yervant Zorian:
Deterministic Built-In Self -Test for Shifters, Adders and ALUs in Datapaths. LATW 2000: 98-103 - [c6]Dimitris Gizopoulos, Nektarios Kranitis, Mihalis Psarakis, Antonis M. Paschalis, Yervant Zorian:
Low Power/Energy BIST Scheme for Datapaths. VTS 2000: 23-28
1990 – 1999
- 1999
- [c5]Antonis M. Paschalis, Nektarios Kranitis, Mihalis Psarakis, Dimitris Gizopoulos, Yervant Zorian:
An Effective BIST Architecture for Fast Multiplier Cores. DATE 1999: 117-121 - [c4]Mihalis Psarakis, Antonis M. Paschalis, Dimitris Gizopoulos, Yervant Zorian:
An Effective BIST Architecture for Sequential Fault Testing in Array Multipliers. VTS 1999: 252-259 - 1998
- [j1]Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis:
Test Generation and Fault Simulation for Cell Fault Model using Stuck-at Fault Model based Test Tools. J. Electron. Test. 13(3): 315-319 (1998) - [c3]Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis, Yervant Zorian:
Robustly Testable Array Multipliers under Realistic Sequential Cell Fault Model. VTS 1998: 152-157 - 1997
- [c2]Dimitris Gizopoulos, Antonis M. Paschalis, Yervant Zorian, Mihalis Psarakis:
An Effective BIST Scheme for Arithmetic Logic Units. ITC 1997: 868-877 - [c1]Dimitris Gizopoulos, Mihalis Psarakis, Antonis M. Paschalis:
Robust Sequential Fault Testing of Iterative Logic Arrays. VTS 1997: 238-244
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-25 23:40 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
