Appnote Trf796x Pwramp 4w
Appnote Trf796x Pwramp 4w
Appnote Trf796x Pwramp 4w
Rev A
1.)
Scope
Shown herein is a HF power amplifier design with performance plots. As every application is
different and unique, this application is given as an example to guide the user to a successful
development effort.
Naturally with any design, proper PCB layout is important. Keep circuit outputs from feeding
back into their respective inputs, use proper PCB grounding; do not split analog and digital
grounds.
With RF output levels at 4 watts, the output voltage level is 40 Vp-p, hence it is recommended to
use 0805 capacitors with voltage ratings at 100 V minimum. Only components at the MOSFET
output need to be at the higher voltage ratings. The recommended voltage for all 0603
components is 50V.
2.)
Description
Shown in Figure 2 is a HF Power Amplifier reference design. The design contains a TRF7960
reader, MSP430 micro-processor for reader control, a USB interface for external PC
applications, and a HF power amplifier. The reference design requires a +15 V DC source
@ 1 amp max to feed two internal regulators, one regulator at +12 volts to power the RF power
amplifier, and a second regulator at +5 volts to power the reader, MSP430, & USB circuits.
External to the HF Power Amplifier is a 30 by 40 cm antenna (not shown). Typical read range is
47 cm (18.5 inches) using a credit card size tag.
Note that in this application, the antenna is tuned slightly off frequency. This is to prevent the
RF carrier from saturating or desensitizing receiver circuits during transmission.
Page 1 of 24
Figure 2A
TRF7960 HF Power Amplifier
Page 2 of 24
Figure 2B
TRF7960 HF Power Amplifier
Page 3 of 24
Performance Specifications
DC Power (Assembly)
Pwr Amp
+5 V @ 150 mA (typical)
+36 dBm (4 watts)
25 dBc (+10 dBm typical)
Figure 3
HF RFID Power Amplifier
Page 4 of 24
Performance Plots
MOS FET Gate Circuit
The readers Tx output (U3-5) is 4 ohms with a square wave output. A LPF is used to transform
the reader output impedance to the MOS FET (Q1) gate impedance. With reference to the
schematic shown in Figure 2B, TP1 is the reader output (approx 4.5 Vp-p), which is low pass
filtered to TP2. The increased voltage level at TP2 is due to an impedance change as the FETs
gate impedance is 14-j26. A 0.1 uF capacitor AC couples the signal to the gate of Q1 (TP3).
TP1
Reader PA Output (pin 5) (4.5 Vp-p)
TP2
Gate LPF Output (6.6 Vp-p)
TP3
Gate Drive (6.7 Vp-p)
Page 5 of 24
4.2)
Power Amplifier
Potentiometer R52 is used to set the drain voltage to power FET Q1, which in turn sets the
desired output power level. The out power level is adjustable from 1 to 4 watts by setting
potentiometer R52.
Series inductor L101, together with series capacitors C101 & C102, and shunt capacitors C103 &
C104 match the drain of Q1 to 50 ohms.
Inductor L102, L103, and capacitors C105 & C106 form a HPF with a 12MHz corner frequency.
Inductor L104, and capacitors C108 & C110 form a LPF with a 15 MHz corner frequency.
Together these two filters form a BPF. The output filter is a low pass filter consisting of L105
and C108, C111, C112, & C113. The output LPF provides a 50 ohm filter with a 45 deg phase
shift. The 45 deg phase shift is necessary for AM & PM circuit detection within the readers
(U3) internal receiver circuits.
Signal captures of power amplifiers test points are given herein (TP4 thru TP9).
Page 6 of 24
TP4
PA Drain (35.6 Vp-p)
TP6
Input to LPF = 37.0 Vp-p
TP5
Input to HPF (41.8 Vp-p)
TP7
Input to PA / Rx Final LPF = 40.0 Vp-p
Page 7 of 24
TP8
PA Output @ C113 = 40.0 Vp-p
TP9
PA Output @ C115 = 40.0 Vp-p
Note, for a +36 dBm signal (or 4 watts), the expected output voltage should be 40 Vp-p when
loaded with a 50 ohm load. This mathematically shown as follows:
Page 8 of 24
MFg = JFW,
P/N = 50FHC-020-20
20 dB @ (20 watts)
Hence when calculating the output power, 20 dB is added to the spectrum analyzer reading.
Figure 4.2
Output Spectrum
Shown in Figure 3 is the Tx output spectrum with related harmonics.
VRMS =
Pwr =
40.0 Vp - p
40
=
= 14.14 VRMS
2.828
2* 2
(VRMS)2
R
(14.14)2
50
199.93
3.998792 W
= 3.998792 Watts =
= 3998.792 mW
50
1 *10-3 W
(3998.792 mW )
1 mW
= + 36 dBm
Page 9 of 24
Both transmit & received signals share a common LPF (L105 & shut caps) section which
provides a fixed 45 deg phase shift for external AM detection circuit D11. As the transmit signal
passes through this filter, it is phase shifted 45 degrees. Like wise the received tag responds with
its 13.56 MHz signal is also phase shifted by L105, which in turn yields a total phase shift of
90 degrees to diode D11.
Note that when measuring the phase shift across inductor L105 it is important the output load is
terminated into a 50 resistive load. Using an antenna load will yield an improper measurement
as its load is reactive.
Figure 4.3.1
External Detector Circuits
Passive RF detectors are used to attenuate the RF carrier signal while providing a detected AM
sub-carrier signal; this signal is further low pass filtered to each receiver input.
Page 10 of 24
Figure 4.3.2
Rx phase shift (9.6 ns)
1
1
=
= 7.3746313 *10 -8 = 73.7 *10 -9 = 74 ns
6
freq
13.56 *10
Given:
Therefore:
Or
360 deg
180 deg
90 deg
45 deg
=
=
=
=
74 ns
37 ns
18 ns
9 ns
73.746313 * 10 -9 sec
= 2.04851 * 10 -10 = 0.204851 * 10 -9 = 0.2048 ns / deg
360 deg
9.6 ns
= 46.875 deg
0,2048 ns / deg
Shown below is the transmitted signal being detected (yellow trace) at TP11 & TP21. The blue
trace in each screen shot is the reader IRQ signal used to trigger the display. Note that if the
transmitter where operating in a CW mode, both yellow & blue traces would be a flat line.
TP11
AM Detector Output (Tx Mode)
TP12
Rx-1 LPF Output
TP21
AM Detector Output (Tx Mode)
TP22
Rx-2 LPF Output
Note that there is no difference shown between Rx-1 & Rx-2 channels, and no difference in
pre & post LPF responses.
Page 12 of 24
Shown below are the signal inputs to Rx_1 & Rx_2 at the reader pins (8 & 9). Note that voltage
scale has changed to 2 V per division while received signal noise has increased. The additional
noise is from the readers receive pins and is normal.
RX_1
Rx_1 AM Input
RX_2
Rx_2 PM Input
Page 13 of 24
In the following plots, the GUI is connected to the USB port & the Regulator & I/O Control
register is set from 87 to C7. Setting the Regulator & I/O Control register to C7 sets bit B6 to
1, which configures the reader receive inputs for an external detected sub-carrier signal (top
trace). The bottom trace is the reader IRQ signal.
Page 14 of 24
The following picture is to show a detail of the pulse integrity at the readers receiver input
(top trace). This is an example of pulse rise / fall time and RF noise at the readers receiver
inputs. The bottom trace is the readers IRQ pin.
Page 15 of 24
Antenna Plots
The antenna used in this application was 30 by 40 cm antenna (not shown), with a typical read
range of 42 cm (16.5 inches) using a credit card size tag.
The antenna is tuned slightly off frequency in order to prevent transmitter power from saturating
receiver inputs. The antenna circuit is adjusted off frequency as needed to yield a minimum
10 dB RL @ 13.56 MHz.
Page 16 of 24
4.3)
Note: Antennas #3, #4, & #5 are not tuned as previously shown in Ant #1 & #2. The
difference being the manufacturers failure to properly tune the antenna.
Page 17 of 24
4.3)
Page 18 of 24
Unit
0
1
2
3
4
5
Gate
Drive
Vp-p
7.20
6.88
7.84
7.00
7.50
7.48
Pwr
Out
(dBm)
+36
+36
+36
+36
+36
+36
+15 V DC @ ?? mA
Read Range
ISO15693 Check
using 7.5 x 4.5 tag
R Load
Ant Load
inches
cm
Main RSSI
Aux RSSI
UID
620 mA
616 mA
632 mA
648 mA
622 mA
640 mA
485 mA
464 mA
486 mA
489 mA
470 mA
482 mA
20.50
20.00
20.50
20.00
19.75
19.75
52
51
52
51
50
50
6
6
6
6
6
6
6
6
7
6
6
6
OK
OK
OK
OK
OK
OK
Table 5.1
Test Measurements at 4 Watts (+36 dBm)
Unit
0
1
2
3
4
5
Gate
Drive
Vp-p
7.84
7.18
7.84
7.44
7.64
7.8
Pwr
Out
(dBm)
+30.1
+30.3
+30.3
+30.6
+30.3
+30.5
+15 V DC @ ?? mA
Read Range
ISO15693 Check
using 7.5 x 4.5 tag
R Load
Ant Load
inches
cm
Main RSSI
Aux RSSI
UID
396 mA
392 mA
398 mA
423 mA
389 mA
415 mA
316 mA
318 mA
317 mA
340 mA
319 mA
334 mA
16.25
17.00
17.00
16.50
16.50
16.25
41.5
43.0
43.0
42.0
42.0
41.5
6
6
5
6
6
6
6
5
6
5
5
5
OK
OK
OK
OK
OK
OK
Table 5.2
Test Measurements at 1 Watts (+30 dBm)
Page 19 of 24
Figure 6
HF Power Amplifier Layout
The PA output power can be adjusted from 1 watt (+30 dBm) to 4 watts (+36 dBm) by setting
the PA Vdd adjustment as needed. The Vdd adjustment range is 6 to 12.5 volts (typical).
.
A Manual Bias Adjust is provided as a secondary bias adjustment for bench / laboratory testing;
typically set to 3.6 volts at the gate of Q1.
Auto Bias Adjust compensates the PA power output over temperature changes. The PA auto
bias adjust is typically set for 3.6 volts at the gate of Q1.
PA test connectors are used for circuit development only. The PA output connector can be either
SMA or TNC.
Page 20 of 24
Page 21 of 24
Page 22 of 24
Page 23 of 24
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
www.ti.com/video
Wireless
www.ti.com/wireless
Page 24 of 24