12c508 PDF

PIC12C5XX
8-Pin, 8-Bit CMOS Microcontroller

Devices included in this Data Sheet: CMOS Technology:
PIC12C508 and PIC12C509 are 8-bit microcontrollers • Low power, high speed CMOS EPROM
packaged in 8-lead packages. They are based on the technology
Enhanced PIC16C5X family. • Fully static design
High-Performance RISC CPU: • Wide operating voltage range:
• Only 33 single word instructions to learn - Commercial: 2.5V to 5.5V
- Industrial: 2.5V to 5.5V
• All instructions are single cycle (1 µs) except for
program branches which are two-cycle • Low power consumption
- < 2 mA @ 5V, 4 MHz
• Operating speed: DC - 4 MHz clock input
- 15 µA typical @ 3V, 32 KHz
DC - 1 µs instruction cycle
- < 1 µA typical standby current
Device EPROM RAM
Pin Diagram
PIC12C508 512 x 12 25
PDIP, SOIC
PIC12C509 1024 x 12 41
• 12-bit wide instructions VDD 1 8 VSS
PIC12C509
PIC12C508
• 8-bit wide data path GP5/OSC1/CLKIN 2 7 GP0
• Seven special function hardware registers GP4/OSC2 3 6 GP1
• Two-level deep hardware stack GP3/MCLR/VPP 4 5 GP2/T0CKI
• Direct, indirect and relative addressing modes for

data and instructions
• Internal 4 MHz RC oscillator with programmable
calibration
• In-circuit serial programming
Peripheral Features:
• 8-bit real time clock/counter (TMR0) with 8-bit
programmable prescaler
• Power-On Reset (POR)
• Device Reset Timer (DRT)
• Watchdog Timer (WDT) with its own on-chip RC
oscillator for reliable operation
• Programmable code-protection
• Power saving SLEEP mode
• Wake-up from SLEEP on pin change
• Internal pull-ups on I/O pins
• Selectable oscillator options:
- INTRC: Internal 4 MHz RC oscillator
- EXTRC: External low-cost RC oscillator
- XT: Standard crystal/resonator
- LP: Power saving, low frequency crystal
• Internal pull-up on MCLR pin
 1996 Microchip Technology Inc. Advance Information DS40139A-page 1
This document was created with FrameMaker 4 0 4

PIC12C5XX
TABLE OF CONTENTS
1.0 General Description ..........................................................................................................................................3
2.0 PIC12C5XX Device Varieties............................................................................................................................5
3.0 Architectural Overview ......................................................................................................................................7
4.0 Memory Organization......................................................................................................................................11
5.0 I/O Port............................................................................................................................................................19
6.0 Timer0 Module and TMR0 Register................................................................................................................21
7.0 Special Features of the CPU ..........................................................................................................................25
8.0 Instruction Set Summary.................................................................................................................................37
9.0 Development Support .....................................................................................................................................49
10.0 Electrical Characteristics - PIC12C5XX ..........................................................................................................53
11.0 Packaging Information ....................................................................................................................................65
Appendix A:PIC16/17 Microcontrollers..........................................................................................................................69
Index..............................................................................................................................................................................79
PIC12C5XX Product Identification System ...................................................................................................................83
To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional
amount of time to ensure that these documents are correct. However, we realize that we may have missed a few
things. If you find any information that is missing or appears in error, please use the reader response form in the
back of this data sheet to inform us. We appreciate your assistance in making this a better document.
DS40139A-page 2 Advance Information  1996 Microchip Technology Inc.

PIC12C5XX
1.0 GENERAL DESCRIPTION 1.1 Applications
The PIC12C5XX from Microchip Technology is a family The PIC12C5XX series fits perfectly in applications
of low-cost, high performance, 8-bit, fully static, ranging from personal care appliances and security
EPROM/ROM-based CMOS microcontrollers. It systems to low-power remote transmitters/receivers.
employs a RISC architecture with only 33 single word/ The EPROM technology makes customizing applica-
single cycle instructions. All instructions are single tion programs (transmitter codes, appliance settings,
cycle (1 µs) except for program branches which take receiver frequencies, etc.) extremely fast and conve-
two cycles. The PIC12C5XX delivers performance an nient. The small footprint packages, for through hole or
order of magnitude higher than its competitors in the surface mounting, make this microcontroller series per-
same price category. The 12-bit wide instructions are fect for applications with space limitations. Low-cost,
highly symmetrical resulting in 2:1 code compression low-power, high performance, ease of use and I/O flex-
over other 8-bit microcontrollers in its class. The easy ibility make the PIC12C5XX series very versatile even
to use and easy to remember instruction set reduces in areas where no microcontroller use has been
development time significantly. considered before (e.g., timer functions, replacement
The PIC12C5XX products are equipped with special of “glue” logic and PLD’s in larger systems, coproces-
features that reduce system cost and power require- sor applications).
ments. The Power-On Reset (POR) and Device Reset
Timer (DRT) eliminate the need for external reset cir-
cuitry. There are four oscillator configurations to
choose from, including INTRC internal oscillator mode
and the power-saving LP (Low Power) oscillator.
Power saving SLEEP mode, Watchdog Timer and code
protection features improve system cost, power and
reliability.
The PIC12C5XX are available in the cost-effective
One-Time-Programmable (OTP) versions which are
suitable for production in any volume. The customer
can take full advantage of Microchip’s price leadership
in OTP microcontrollers while benefiting from the
OTP’s flexibility.
The PIC12C5XX products are supported by a full-fea-
tured macro assembler, a software simulator, an in-cir-
cuit emulator, a ‘C’ compiler, fuzzy logic support tools,
a low-cost development programmer, and a full fea-
tured programmer. All the tools are supported on IBM
PC and compatible machines.

TABLE 1-1:
DS40139A-page 4
PIC12C5XX
Clock Memory Peripherals Features

) e
Hz y ng
(M or a
n em ch g
tio M n in
ra m pi m
pe ra on ) am
O g P ts ns
of ro s) ol gr io
c y P y te ) EE V ro ct
n (b s S L s ( l P r u
ue y e( up e ia st
eq or d ul r om ll- a ng er f In
Fr m o f n s P u R t S o es
M e M Pi e ui
um O M r - up ins t n al g r c ber k ag
i m R t a e e P r lt a i c
ax m pu te -C m
M EP Da Ti ak I/O In In Vo In Nu Pa
PIC12C5XX FAMILY OF DEVICES
W
PIC12C508 4 512 25 TMR0 Yes 5 1 Yes 2.5-5.5 Yes 33 8-pin PDIP, 8-pin SOIC
PIC12C509 4 1024 41 TMR0 Yes 5 1 Yes 2.5-5.5 Yes 33 8-pin PDIP, 8-pin SOIC
All PIC12C5XX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect
and high I/O current capability.
Advance Information
All PIC12C5XX devices use serial programming with data pin GP0 and clock pin GP1.
 1996 Microchip Technology Inc.

PIC12C5XX
2.0 PIC12C5XX DEVICE VARIETIES 2.1 One-Time-Programmable (OTP)
Devices
A variety of packaging options are available.
Depending on application and production The availability of OTP devices is especially useful for
requirements, the proper device option can be customers expecting frequent code changes and
selected using the information in this section. When updates.
placing orders, please use the PIC12C5XX Product
Identification System at the back of this data sheet to The OTP devices, packaged in plastic packages,
specify the correct part number. permit the user to program them once. In addition to
the program memory, the configuration bits must be
programmed.

PIC12C5XX
NOTES:

PIC12C5XX
3.0 ARCHITECTURAL OVERVIEW The PIC12C5XX device contains an 8-bit ALU and
working register. The ALU is a general purpose
The high performance of the PIC12C5XX family can arithmetic unit. It performs arithmetic and Boolean
be attributed to a number of architectural features functions between data in the working register and any
commonly found in RISC microprocessors. To begin register file.
with, the PIC12C5XX uses a Harvard architecture in
which program and data are accessed on separate The ALU is 8-bits wide and capable of addition,
buses. This improves bandwidth over traditional von subtraction, shift and logical operations. Unless
Neumann architecture where program and data are otherwise mentioned, arithmetic operations are two's
fetched on the same bus. Separating program and complement in nature. In two-operand instructions,
data memory further allows instructions to be sized typically one operand is the W (working) register. The
differently than the 8-bit wide data word. Instruction other operand is either a file register or an immediate
opcodes are 12-bits wide making it possible to have all constant. In single operand instructions, the operand
single word instructions. A 12-bit wide program is either the W register or a file register.
memory access bus fetches a 12-bit instruction in a The W register is an 8-bit working register used for
single cycle. A two-stage pipeline overlaps fetch and ALU operations. It is not an addressable register.
execution of instructions. Consequently, all
Depending on the instruction executed, the ALU may
instructions (33) execute in a single cycle (1µs @
affect the values of the Carry (C), Digit Carry (DC),
4MHz) except for program branches.
and Zero (Z) bits in the STATUS register. The C and
The PIC12C508 address 512 x 12 of program DC bits operate as a borrow and digit borrow out bit,
memory, the PIC12C509 addresses 1K x 12 of respectively, in subtraction. See the SUBWF and ADDWF
program memory. All program memory is internal. instructions for examples.
The PIC12C5XX can directly or indirectly address its A simplified block diagram is shown in Figure 3-1, with
register files and data memory. All special function the corresponding device pins described in Table 3-1.
registers including the program counter are mapped in
the data memory. The PIC12C5XX has a highly
orthogonal (symmetrical) instruction set that makes it
possible to carry out any operation on any register
using any addressing mode. This symmetrical nature
and lack of ‘special optimal situations’ make
programming with the PIC12C5XX simple yet efficient.
In addition, the learning curve is reduced significantly.

PIC12C5XX
FIGURE 3-1: PIC12C5XX BLOCK DIAGRAM
12 8 GPIO
Data Bus
Program Counter
EPROM
512 x 12 or GP0
1024 x 12 GP1
RAM GP2/T0CKI
Program 25 x 8 or
STACK1 GP3/MCLR/Vpp
Memory 41 x 8
STACK2 GP4/OSC2
File
Registers GP5/OSC1/CLKIN
Program 12
Bus RAM Addr (1) 9
Addr MUX
Instruction reg
Direct Addr 5 Indirect
5-7 Addr
FSR reg
STATUS reg
8
3 MUX
Device Reset
Timer
Instruction
Decode & ALU
Control Power-on
Reset
8
OSC1/CLKIN Timing Watchdog

Generation W reg
OSC2 Timer
On-Chip OSC
Timer0
MCLR
VDD, VSS

PIC12C5XX
TABLE 3-1: PIC12C5XX PINOUT DESCRIPTION
DIP SOIC I/O/P Buffer

Name Description
Pin # Pin # Type Type
GP0 7 7 I/O TTL/ST Bi-directional I/O port/ serial programming clock. Can
be software programmed for internal weak pull-up and
wake-up from SLEEP on pin change. This buffer is a
Schmitt Trigger input when used in serial programming
mode.
GP1 6 6 I/O TTL/ST Bi-directional I/O port/ serial programming data. Can
be software programmed for internal weak pull-up and
wake-up from SLEEP on pin change. This buffer is a
Schmitt Trigger input when used in serial programming
mode.
GP2/T0CKI 5 5 I/O ST Bi-directional I/O port. Can be configured as T0CKI.
GP3/MCLR/VPP 4 4 I TTL Input port/master clear (reset) input/programming volt-
age input. When configured as MCLR, this pin is an
active low reset to the device. Voltage on MCLR/VPP
must not exceed VDD during normal device operation.
Can be software programmed for internal weak pull-up
and wake-up from SLEEP on pin change. Weak pull-
up always on if configured as MCLR
GP4/OSC2 3 3 I/O TTL Bi-directional I/O port/oscillator crystal output. Con-
nections to crystal or resonator in crystal oscillator
mode (XT and LP modes only, GPIO in other modes).
GP5/OSC1/CLKIN 2 2 I/O TTL/ST Bidirectional IO port oscillator crystal input/external
clock source input (GPIO in Internal RC mode only,
OSC1 in all other oscillator modes).
VDD 1 1 P — Positive supply for logic and I/O pins
VSS 8 8 P — Ground reference for logic and I/O pins
Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input,
ST = Schmitt Trigger input

PIC12C5XX
3.1 Clocking Scheme/Instruction Cycle 3.2 Instruction Flow/Pipelining
The clock input (OSC1/CLKIN pin) is internally divided An Instruction Cycle consists of four Q cycles (Q1, Q2,
by four to generate four non-overlapping quadrature Q3 and Q4). The instruction fetch and execute are
clocks namely Q1, Q2, Q3 and Q4. Internally, the pipelined such that fetch takes one instruction cycle
program counter is incremented every Q1, and the while decode and execute takes another instruction
instruction is fetched from program memory and cycle. However, due to the pipelining, each instruction
latched into instruction register in Q4. It is decoded effectively executes in one cycle. If an instruction
and executed during the following Q1 through Q4. The causes the program counter to change (e.g., GOTO)
clocks and instruction execution flow is shown in then two cycles are required to complete the
Figure 3-2 and Example 3-1. instruction (Example 3-1).
A fetch cycle begins with the program counter (PC)
incrementing in Q1.
In the execution cycle, the fetched instruction is
latched into the Instruction Register (IR) in cycle Q1.
This instruction is then decoded and executed during
the Q2, Q3, and Q4 cycles. Data memory is read
during Q2 (operand read) and written during Q4
(destination write).
FIGURE 3-2: CLOCK/INSTRUCTION CYCLE
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
OSC1
Q1
Q2 Internal
phase
Q3 clock
Q4
PC PC PC+1 PC+2
OSC2
(RC mode)
Fetch INST (PC)
Execute INST (PC-1) Fetch INST (PC+1)
Execute INST (PC) Fetch INST (PC+2)
Execute INST (PC+1)
EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW
1. MOVLW 03H Fetch 1 Execute 1

2. MOVWF GPIO Fetch 2 Execute 2
3. CALL SUB_1 Fetch 3 Execute 3
4. BSF GPIO, BIT1 Fetch 4 Flush
Fetch SUB_1 Execute SUB_1
All instructions are single cycle, except for any program branches. These take two cycles since the fetch
instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.

PIC12C5XX
4.0 MEMORY ORGANIZATION FIGURE 4-1: PROGRAM MEMORY MAP
AND STACK FOR THE
PIC12C5XX memory is organized into program mem-
ory and data memory. For devices with more than 512 PIC12C5XX
bytes of program memory, a paging scheme is used. PC<11:0>
Program memory pages are accessed using one STA- CALL, RETLW 12
TUS register bit. For the PIC12C509 with a data mem-
ory register file of more than 32 registers, a banking Stack Level 1
scheme is used. Data memory banks are accessed Stack Level 2
using the File Select Register (FSR).
4.1 Program Memory Organization Reset Vector (note 1) 0000h
The PIC12C508 and PIC12C509 each have a 12-bit

Program Counter (PC) capable of addressing a 2K x On-chip Program
12 program memory space. Memory
User Memory
Only the first 512 x 12 (0000h-01FFh) for the
Space
PIC12C508 and 1K x 12 (0000h-03FFh) for the 512 Word (PIC12C508)
PIC12C509 are physically implemented. Refer to 01FFh
0200h
Figure 4-1. Accessing a location above these
boundaries will cause a wrap-around within the first
On-chip Program
512 x 12 space (PIC12C508) or 1K x 12 space Memory
(PIC12C509). The reset vector is at 0000h. Location
01FFh (PIC12C508) or location 03FFh (PIC12C509)
contains the internal clock oscillator calibration value. 1024 Word (PIC12C509) 03FFh
This value should never be overwritten. 0400h
7FFh
Note 1: Address 0000h becomes the effec-

tive reset vector. Location 01FFh
(PIC12C508) or location 03FFh
(PIC12C509) contains the MOVLW
XX clock calibration value.

PIC12C5XX
4.2 Data Memory Organization FIGURE 4-2: PIC12C508 REGISTER FILE
MAP
Data memory is composed of registers, or bytes of
RAM. Therefore, data memory for a device is specified File Address
by its register file. The register file is divided into two
00h INDF(1)
functional groups: special function registers and
general purpose registers. 01h TMR0
The special function registers include the TMR0 02h PCL
register, the Program Counter (PC), the Status 03h STATUS
Register, the I/O registers (ports), and the File Select
04h FSR
Register (FSR). In addition, special purpose registers
are used to control the I/O port configuration and 05h OSCCAL
prescaler options. 06h GPIO
The general purpose registers are used for data and 07h
control information under command of the instructions.
For the PIC12C508, the register file is composed of 7
special function registers and 25 general purpose General
registers (Figure 4-2). Purpose
Registers
For the PIC12C509, the register file is composed of 7
special function registers, 25 general purpose
registers, and 16 general purpose registers that may
be addressed using a banking scheme (Figure 4-3). 1Fh
4.2.1 GENERAL PURPOSE REGISTER FILE
Note 1: Not a physical register. See Section 4.7
The general purpose register file is accessed either
directly or indirectly through the file select register
FSR (Section 4.7).
FIGURE 4-3: PIC12C509 REGISTER FILE MAP
FSR<6:5> 00 01
File Address
00h INDF(1) 20h
01h TMR0
02h PCL
03h STATUS Addresses map

back to
04h FSR addresses
05h OSCCAL in Bank 0.
06h GPIO
07h
General
Purpose
Registers
0Fh 2Fh
10h 30h
General General
Purpose Purpose
Registers Registers
1Fh 3Fh
Bank 0 Bank 1
Note 1: Not a physical register. See Section 4.7

PIC12C5XX
4.2.2 SPECIAL FUNCTION REGISTERS The special registers can be classified into two sets.
The special function registers associated with the
The Special Function Registers are registers used by “core” functions are described in this section. Those
the CPU and peripheral functions to control the related to the operation of the peripheral features are
operation of the device (Table 4-1). described in the section for each peripheral feature.
TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY
Value on Value on Value on

Power-On MCLR and Wake-up on
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset WDT Reset Pin Change
N/A TRIS I/O control registers --11 1111 --11 1111 --11 1111
Contains control bits to configure Timer0, Timer0/WDT

N/A OPTION prescaler, interrupt on change, and weak pull-ups 1111 1111 1111 1111 1111 1111
Uses contents of FSR to address data memory (not a physical

00h INDF register) xxxx xxxx uuuu uuuu uuuu uuuu
01h TMR0 8-bit real-time clock/counter xxxx xxxx uuuu uuuu uuuu uuuu
02h(1) PCL Low order 8 bits of PC 1111 1111 1111 1111 1111 1111
03h STATUS GPWUF — PA0 TO PD Z DC C 0001 1xxx 000q quuu 100q quuu
FSR
04h (12C508) Indirect data memory address pointer 111x xxxx 111u uuuu 111u uuuu
FSR
04h (12C509) Indirect data memory address pointer 110x xxxx 11uu uuuu 11uu uuuu
04h FSR Indirect data memory address pointer 1xxx xxxx 1uuu uuuu 1uuu uuuu
05h OSCCAL CAL7 CAL6 CAL5 CAL4 — — — — 0111 ---- uuuu ---- uuuu ----
06h GPIO — — GP5 GP4 GP3 GP2 GP1 GP0 --xx xxxx --uu uuuu --uu uuuu
Legend: Shaded boxes = unimplemented or unused, — = unimplemented, read as '0' (if applicable)
x = unknown, u = unchanged, q = see the tables in Section 7.7 for possible values.
Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.5
for an explanation of how to access these bits.

PIC12C5XX
4.3 STATUS Register For example, CLRF STATUS will clear the upper three
bits and set the Z bit. This leaves the STATUS register
This register contains the arithmetic status of the ALU, as 000u u1uu (where u = unchanged).
the RESET status, and the page preselect bit for
It is recommended, therefore, that only BCF, BSF and
program memories larger than 512 words.
MOVWF instructions be used to alter the STATUS
The STATUS register can be the destination for any register because these instructions do not affect the Z,
instruction, as with any other register. If the STATUS DC or C bits from the STATUS register. For other
register is the destination for an instruction that affects instructions, which do affect STATUS bits, see Table 8-
the Z, DC or C bits, then the write to these three bits is 2, Instruction Set Summary.
disabled. These bits are set or cleared according to
the device logic. Furthermore, the TO and PD bits are
not writable. Therefore, the result of an instruction with
the STATUS register as destination may be different
than intended.
FIGURE 4-4: STATUS REGISTER (ADDRESS:03h)
R/W-0 R/W-0 R/W-0 R-1 R-1 R/W-x R/W-x R/W-x

GPWUF — PA0 TO PD Z DC C R = Readable bit
bit7 6 5 4 3 2 1 bit0 W = Writable bit
- n = Value at POR reset
bit 7: GPWUF: GPIO reset bit
1 = Reset from wake-up from SLEEP on pin change
0 = After power up or other reset
bit 6: Unimplemented
bit 5: PA0: Program page preselect bits
1 = Page 1 (200h - 3FFh) - PIC12C509
0 = Page 0 (000h - 1FFh) - PIC12C508 and PIC12C509
Each page is 512 bytes.
Using the PA0 bit as a general purpose read/write bit in devices which do not use it for program
page preselect is not recommended since this may affect upward compatibility with future products.
bit 4: TO: Time-out bit
1 = After power-up, CLRWDT instruction, or SLEEP instruction
0 = A WDT time-out occurred
bit 3: PD: Power-down bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
bit 2: Z: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The result of an arithmetic or logic operation is not zero
bit 1: DC: Digit carry/borrow bit (for ADDWF and SUBWF instructions)
ADDWF
1 = A carry from the 4th low order bit of the result occurred
0 = A carry from the 4th low order bit of the result did not occur
SUBWF
1 = A borrow from the 4th low order bit of the result did not occur
0 = A borrow from the 4th low order bit of the result occurred
bit 0: C: Carry/borrow bit (for ADDWF, SUBWF and RRF, RLF instructions)
ADDWF SUBWF RRF or RLF
1 = A carry occurred 1 = A borrow did not occur Load bit with LSB or MSB, respectively
0 = A carry did not occur 0 = A borrow occurred

PIC12C5XX
4.4 OPTION Register Note that TRIS overrides OPTION control if GPPU is
enabled and GPWU is disabled.
The OPTION register is a 8-bit wide, write-only
register which contains various control bits to Note: If TRIS bit is set to ‘0’, the wake-up on
configure the Timer0/WDT prescaler and Timer0. change and pull-up functions are disabled
for that pin.
By executing the OPTION instruction, the contents of
the W register will be transferred to the OPTION Note: If the TOCS bit is set to ‘1’, GP2 is forced
register. A RESET sets the OPTION<7:0> bits. to be an input even if TRIS GP2 = ‘0’
FIGURE 4-5: OPTION REGISTER
W-1 W-1 W-1 W-1 W-1 W-1 W-1 W-1

GPWU GPPU T0CS T0SE PSA PS2 PS1 PS0 W = Writable bit
bit7 6 5 4 3 2 1 bit0 U = Unimplemented bit
- n = Value at POR reset
Reference Table 4-1 for
other resets.
bit 7: GPWU: Enable wake-up on pin change (GP0, GP1, GP3)
1 = Disabled
0 = Enabled
bit 6: GPPU: Enable weak pull-ups (GP0, GP1, GP3)
1 = Disabled
0 = Enabled
bit 5: T0CS: Timer0 clock source select bit
1 = Transition on T0CKI pin
0 = Transition on internal instruction cycle clock, Fosc/4
bit 4: T0SE: Timer0 source edge select bit
1 = Increment on high to low transition on the T0CKI pin
0 = Increment on low to high transition on the T0CKI pin
bit 3: PSA: Prescaler assignment bit
1 = Prescaler assigned to the WDT
0 = Prescaler assigned to Timer0
bit 2-0: PS2:PS0: Prescaler rate select bits
Bit Value Timer0 Rate WDT Rate
000 1:2 1:1

001 1:4 1:2
010 1:8 1:4
011 1 : 16 1:8
100 1 : 32 1 : 16
101 1 : 64 1 : 32
110 1 : 128 1 : 64
111 1 : 256 1 : 128

PIC12C5XX
4.5 Program Counter 4.5.1 EFFECTS OF RESET
As a program instruction is executed, the Program The Program Counter is set upon a RESET, which
Counter (PC) will contain the address of the next means that the PC addresses the last location in the
program instruction to be executed. The PC value is last page i.e., the oscillator calibration instruction. After
increased by one every instruction cycle, unless an executing MOVLW XX, the PC will roll over to location
instruction changes the PC. 00h, and begin executing user code.
For a GOTO instruction, bits 8:0 of the PC are provided The STATUS register page preselect bits are cleared
by the GOTO instruction word. The PC Latch (PCL) is upon a RESET, which means that page 0 is pre-
mapped to PC<7:0>. Bit 5 of the STATUS register selected.
provides page information to bit 9 of the PC (Figure 4- Therefore, upon a RESET, a GOTO instruction will
6). automatically cause the program to jump to page 0
For a CALL instruction, or any instruction where the until the value of the page bits is altered.
PCL is the destination, bits 7:0 of the PC again are
provided by the instruction word. However, PC<8> 4.6 Stack
does not come from the instruction word, but is always
PIC12C5XX devices have a 12-bit wide hardware
cleared (Figure 4-6).
push/pop stack.
Instructions where the PCL is the destination, or
A CALL instruction will push the current value of stack
Modify PCL instructions, include MOVWF PC, ADDWF
1 into stack 2 and then push the current program
PC, and BSF PC,5.
counter value, incremented by one, into stack level 1.
Note: Because PC<8> is cleared in the CALL If more than two sequential CALL’s are executed, only
instruction, or any Modify PCL instruction, the most recent two return addresses are stored.
all subroutine calls or computed jumps are A RETLW instruction will pop the contents of stack level
limited to the first 256 locations of any pro- 1 into the program counter and then copy stack level 2
gram memory page (512 words long). contents into level 1. If more than two sequential
FIGURE 4-6: LOADING OF PC RETLW’s are executed, the stack will be filled with the
address previously stored in level 2. Note that the
BRANCH INSTRUCTIONS -
W register will be loaded with the literal value specified
PIC12C508/C509
in the instruction. This is particularly useful for the
GOTO Instruction implementation of data look-up tables within the
program memory.
11 10 9 8 7 0
PC PCL
Instruction Word
PA0
7 0
STATUS
CALL or Modify PCL Instruction

11 10 9 8 7 0
PC PCL
Instruction Word
Reset to ‘0’
PA0
7 0
STATUS
DS40139A-page 16 Advanced Information  1996 Microchip Technology Inc.

PIC12C5XX
4.7 Indirect Data Addressing; INDF and EXAMPLE 4-2: HOW TO CLEAR RAM
FSR Registers USING INDIRECT
ADDRESSING
The INDF register is not a physical register. movlw 0x10 ;initialize pointer
Addressing INDF actually addresses the register movwf FSR ; to RAM
whose address is contained in the FSR register (FSR NEXT clrf INDF ;clear INDF register
is a pointer). This is indirect addressing. incf FSR,F ;inc pointer
btfsc FSR,4 ;all done?
EXAMPLE 4-1: INDIRECT ADDRESSING goto NEXT ;NO, clear next
CONTINUE
• Register file 07 contains the value 10h
: ;YES, continue
• Register file 08 contains the value 0Ah
• Load the value 07 into the FSR register The FSR is a 5-bit wide register. It is used in
• A read of the INDF register will return the value conjunction with the INDF register to indirectly address
of 10h the data memory area.
• Increment the value of the FSR register by one The FSR<4:0> bits are used to select data memory
(FSR = 08) addresses 00h to 1Fh.
• A read of the INDR register now will return the
PIC12C508: Does not use banking. FSR<6:5> are
value of 0Ah.
unimplemented and read as '1's.
Reading INDF itself indirectly (FSR = 0) will produce
PIC12C509: Uses FSR<5>. Selects between bank 0
00h. Writing to the INDF register indirectly results in a
and bank 1. FSR<6> is unimplemented, read as '1’ .
no-operation (although STATUS bits may be affected).
A simple program to clear RAM locations 10h-1Fh
using indirect addressing is shown in Example 4-2.
FIGURE 4-7: DIRECT/INDIRECT ADDRESSING

Direct Addressing Indirect Addressing
(FSR)
6 5 4 (opcode) 0 6 5 4 (FSR) 0
bank select location select bank location select

00 01
00h
Addresses
map back to
addresses
in Bank 0.
Data 0Fh
Memory(1) 10h
1Fh 3Fh
Bank 0 Bank 1(2)
Note 1: For register map detail see Section 4.2.

Note 2: PIC12C509 only

PIC12C5XX
NOTES:

PIC12C5XX
5.0 I/O PORT 5.3 I/O Interfacing
As with any other register, the I/O register can be The equivalent circuit for an I/O port pin is shown in
written and read under program control. However, Figure 5-1. All port pins, except GP3 which is input
read instructions (e.g., MOVF GPIO,W) always read the only, may be used for both input and output
I/O pins independent of the pin’s input/output modes. operations. For input operations these ports are non-
On RESET, all I/O ports are defined as input (inputs latching. Any input must be present until read by an
are at hi-impedance) since the I/O control registers are input instruction (e.g., MOVF GPIO,W). The outputs are
all set. GP0 and GP1 can be programmed in software latched and remain unchanged until the output latch is
with weak pull-ups. rewritten. To use a port pin as output, the
corresponding direction control bit in TRIS must be
5.1 GPIO cleared (= 0). For use as an input, the corresponding
GPIO is an 8-bit I/O register. Only the low order 6 bits TRIS bit must be set. Any I/O pin (except GP3) can be
are used (GP5:GP0). Bits 7 and 6 are unimplemented programmed individually as input or output.
and read as '0's. Please note that GP3 is an input only FIGURE 5-1: EQUIVALENT CIRCUIT
pin. The configuration word can set several I/O’s to FOR A SINGLE I/O PIN
alternate functions. When acting as alternate functions
Data
the pins will read as ‘0’ during port read. Pins GP0, Bus
GP1, and GP3 can be configured with weak pull-ups D Q
and also with wake-up on change. The wake-up on Data
VDD
change and weak pull-up functions are not pin WR Latch
Port
selectable. If pin 4 is configured as MCLR, weak pull- CK Q
P
up is always on and wake-up on change for this pin is
not set.
W N I/O
5.2 TRIS Register Reg pin(1)
D Q
The output driver control register is loaded with the TRIS
VSS
contents of the W register by executing the TRIS f Latch
instruction. A '1' from a TRIS register bit puts the TRIS ‘f’
CK Q
corresponding output driver in a hi-impedance mode.
A '0' puts the contents of the output data latch on the
selected pins, enabling the output buffer. The Reset
exceptions are GP3 which is input only and GP2 which
may be controlled by the option register, see
Section 4.4.
Note: A read of the ports reads the pins, not the

RD Port
output data latches. That is, if an output
driver on a pin is enabled and driven high, Note 1: I/O pins have protection diodes to VDD and VSS.
but the external system is holding it low, a
read of the port will indicate that the pin is
low.
The TRIS registers are “write-only” and are set (output

drivers disabled) upon RESET.
TABLE 5-1: SUMMARY OF PORT REGISTERS

N/A OPTION GPWU GPPU T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111 1111 1111
03H STATUS GPWUF — PA0 TO PD Z DC C 0001 1xxx 000q quuu 100q quuu
06h GPIO — — GP5 GP4 GP3 GP2 GP1 GP0 --xx xxxx --uu uuuu --uu uuuu
Legend: Shaded cells not used by Port Registers, read as ‘0’, — = unimplemented, read as '0', x = unknown, u = unchanged,
q = see tables in Section 7.7 for possible values.

PIC12C5XX
5.4 I/O Programming Considerations EXAMPLE 5-1: READ-MODIFY-WRITE
INSTRUCTIONS ON AN
5.4.1 BI-DIRECTIONAL I/O PORTS
I/O PORT
Some instructions operate internally as read followed ;Initial GPIO Settings
; GPIO<5:3> Inputs
by write operations. The BCF and BSF instructions, for
; GPIO<2:0> Outputs
example, read the entire port into the CPU, execute ;GPIO<6> have external pull-ups and are
the bit operation and re-write the result. Caution must ;not connected to other circuitry
be used when these instructions are applied to a port ;
where one or more pins are used as input/outputs. For ; GPIO latch GPIO pins
example, a BSF operation on bit5 of GPIO will cause ; ---------- ----------
all eight bits of GPIO to be read into the CPU, bit5 to BCF GPIO, 5 ;--01 -ppp --11 pppp
be set and the GPIO value to be written to the output BCF GPIO, 4 ;--10 -ppp --11 pppp
latches. If another bit of GPIO is used as a bi- MOVLW 007h ;
directional I/O pin (say bit0) and it is defined as an TRIS GPIO ;--10 -ppp --11 pppp
;
input at this time, the input signal present on the pin
;Note that the user may have expected the pin
itself would be read into the CPU and rewritten to the ;values to be --00 pppp. The 2nd BCF caused
data latch of this particular pin, overwriting the ;GP4 to be latched as the pin value (High).
previous content. As long as the pin stays in the input
mode, no problem occurs. However, if bit0 is switched 5.4.2 SUCCESSIVE OPERATIONS ON I/O
into output mode later on, the content of the data latch PORTS
may now be unknown.
The actual write to an I/O port happens at the end of
Example 5-1 shows the effect of two sequential read- an instruction cycle, whereas for reading, the data
modify-write instructions (e.g., BCF, BSF, etc.) on an must be valid at the beginning of the instruction cycle
I/O port. (Figure 5-2). Therefore, care must be exercised if a
A pin actively outputting a high or a low should not be write followed by a read operation is carried out on the
driven from external devices at the same time in order same I/O port. The sequence of instructions should
to change the level on this pin (“wired-or”, “wired- allow the pin voltage to stabilize (load dependent)
and”). The resulting high output currents may damage before the next instruction, which causes that file to be
the chip. read into the CPU, is executed. Otherwise, the
previous state of that pin may be read into the CPU
rather than the new state. When in doubt, it is better to
separate these instructions with a NOP or another
instruction not accessing this I/O port.
FIGURE 5-2: SUCCESSIVE I/O OPERATION
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
PC PC + 1 PC + 2 PC + 3 This example shows a write to GPIO followed

Instruction by a read from GPIO.
fetched MOVWF GPIO MOVF GPIO,W NOP NOP
Data setup time = (0.25 TCY – TPD)
where: TCY = instruction cycle.
GP5:GP0
TPD = propagation delay
Port pin Port pin Therefore, at higher clock frequencies, a
written here sampled here write followed by a read may be problematic.
Instruction
executed MOVWF GPIO MOVF GPIO,W NOP
(Write to (Read
GPIO) GPIO)

PIC12C5XX
6.0 TIMER0 MODULE AND Counter mode is selected by setting the T0CS bit
(OPTION<5>). In this mode, Timer0 will increment
TMR0 REGISTER either on every rising or falling edge of pin T0CKI. The
The Timer0 module has the following features: T0SE bit (OPTION<4>) determines the source edge.
• 8-bit timer/counter register, TMR0 Clearing the T0SE bit selects the rising edge.
Restrictions on the external clock input are discussed
- Readable and writable
in detail in Section 6.1.
• 8-bit software programmable prescaler
The prescaler may be used by either the Timer0
• Internal or external clock select
module or the Watchdog Timer, but not both. The
- Edge select for external clock prescaler assignment is controlled in software by the
Figure 6-1 is a simplified block diagram of the Timer0 control bit PSA (OPTION<3>). Clearing the PSA bit
module. will assign the prescaler to Timer0. The prescaler is
Timer mode is selected by clearing the T0CS bit not readable or writable. When the prescaler is
(OPTION<5>). In timer mode, the Timer0 module will assigned to the Timer0 module, prescale values of
increment every instruction cycle (without prescaler). If 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details
TMR0 register is written, the increment is inhibited for the operation of the prescaler.
the following two cycles (Figure 6-2 and Figure 6-3). A summary of registers associated with the Timer0
The user can work around this by writing an adjusted module is found in Table 6-1.
value to the TMR0 register.
FIGURE 6-1: TIMER0 BLOCK DIAGRAM
Data bus
GP2/T0CKI FOSC/4 0
Pin PSout 8
1
Sync with
1 Internal TMR0 reg
Programmable Clocks
0 PSout
Prescaler(2)
T0SE (2 cycle delay) Sync
3
PS2, PS1, PS0(1) PSA(1)
T0CS(1)
Note 1: Bits T0CS, T0SE, PSA, PS2, PS1 and PS0 are located in the OPTION register.
2: The prescaler is shared with the Watchdog Timer (Figure 6-5).

PIC12C5XX
FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE
PC Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
(Program
Counter) PC-1 PC PC+1 PC+2 PC+3 PC+4 PC+5 PC+6
Instruction MOVWF TMR0 MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W
Fetch
Timer0 T0 T0+1 T0+2 NT0 NT0 NT0 NT0+1 NT0+2
Instruction
Executed
Write TMR0 Read TMR0 Read TMR0 Read TMR0 Read TMR0 Read TMR0
executed reads NT0 reads NT0 reads NT0 reads NT0 + 1 reads NT0 + 2
FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2
PC Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
(Program
Counter) PC-1 PC PC+1 PC+2 PC+3 PC+4 PC+5 PC+6
Instruction MOVWF TMR0 MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W MOVF TMR0,W
Fetch
Timer0 T0 T0+1 NT0 NT0+1 T0
Instruction
Execute Write TMR0 Read TMR0 Read TMR0 Read TMR0 Read TMR0 Read TMR0
executed reads NT0 reads NT0 reads NT0 reads NT0 reads NT0 + 1
TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

01h TMR0 Timer0 - 8-bit real-time clock/counter xxxx xxxx uuuu uuuu uuuu uuuu
Legend: Shaded cells not used by Timer0, - = unimplemented, x = unknown, u = unchanged,

PIC12C5XX
6.1 Using Timer0 with an External Clock When a prescaler is used, the external clock input is
divided by the asynchronous ripple counter-type
When an external clock input is used for Timer0, it prescaler so that the prescaler output is symmetrical.
must meet certain requirements. The external clock For the external clock to meet the sampling
requirement is due to internal phase clock (TOSC) requirement, the ripple counter must be taken into
synchronization. Also, there is a delay in the actual account. Therefore, it is necessary for T0CKI to have a
incrementing of Timer0 after synchronization. period of at least 4TOSC (and a small RC delay of
40 ns) divided by the prescaler value. The only
6.1.1 EXTERNAL CLOCK SYNCHRONIZATION
requirement on T0CKI high and low time is that they
When no prescaler is used, the external clock input is do not violate the minimum pulse width requirement of
the same as the prescaler output. The synchronization 10 ns. Refer to parameters 40, 41 and 42 in the
of T0CKI with the internal phase clocks is electrical specification of the desired device.
accomplished by sampling the prescaler output on the
6.1.2 TIMER0 INCREMENT DELAY
Q2 and Q4 cycles of the internal phase clocks
(Figure 6-4). Therefore, it is necessary for T0CKI to be Since the prescaler output is synchronized with the
high for at least 2TOSC (and a small RC delay of 20 ns) internal clocks, there is a small delay from the time the
and low for at least 2TOSC (and a small RC delay of external clock edge occurs to the time the Timer0
20 ns). Refer to the electrical specification of the module is actually incremented. Figure 6-4 shows the
desired device. delay from the external clock edge to the timer
incrementing.
6.1.3 OPTION REGISTER EFFECT ON GP2 TRIS
If the option register is set to read TIMER0 from the pin,

the port is forced to an input regardless of the TRIS reg-
ister setting.
FIGURE 6-4: TIMER0 TIMING WITH EXTERNAL CLOCK
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
External Clock Input or Small pulse
Prescaler Output (2) misses sampling
(1)
External Clock/Prescaler (3)
Output After Sampling
Increment Timer0 (Q4)
Timer0 T0 T0 + 1 T0 + 2
Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc).
Therefore, the error in measuring the interval between two edges on Timer0 input = ± 4Tosc max.
2: External clock if no prescaler selected, Prescaler output otherwise.
3: The arrows indicate the points in time where sampling occurs.

PIC12C5XX
6.2 Prescaler EXAMPLE 6-1: CHANGING PRESCALER
(TIMER0→WDT)
An 8-bit counter is available as a prescaler for the CLRF TMR0 ;Clear TMR0
Timer0 module, or as a postscaler for the Watchdog CLRWDT ;Clears WDT and
Timer (WDT), respectively (Section 7.6). For simplicity, ;prescaler
this counter is being referred to as “prescaler” MOVLW 'xxxx1xxx' ;Select new prescale
throughout this data sheet. Note that the prescaler OPTION ;value
may be used by either the Timer0 module or the WDT, To change prescaler from the WDT to the Timer0
but not both. Thus, a prescaler assignment for the module, use the sequence shown in Example 6-2. This
Timer0 module means that there is no prescaler for sequence must be used even if the WDT is disabled. A
the WDT, and vice-versa. CLRWDT instruction should be executed before switching
The PSA and PS2:PS0 bits (OPTION<3:0>) the prescaler.
determine prescaler assignment and prescale ratio.
When assigned to the Timer0 module, all instructions EXAMPLE 6-2: CHANGING PRESCALER
writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, (WDT→TIMER0)
BSF 1,x, etc.) will clear the prescaler. When CLRWDT ;Clear WDT and
assigned to WDT, a CLRWDT instruction will clear the ;prescaler
MOVLW 'xxxx0xxx' ;Select TMR0, new
prescaler along with the WDT. The prescaler is neither
;prescale value and
readable nor writable. On a RESET, the prescaler ;clock source
contains all '0's. OPTION
6.2.1 SWITCHING PRESCALER ASSIGNMENT
The prescaler assignment is fully under software control

(i.e., it can be changed “on the fly” during program
execution). To avoid an unintended device RESET, the
following instruction sequence (Example 6-1) must be
executed when changing the prescaler assignment from
Timer0 to the WDT.
FIGURE 6-5: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

TCY ( = Fosc/4)
Data Bus
0 8
GP2/T0CKI M
Pin 1
U M
1 X Sync
U 2 TMR0 reg
0 X Cycles
T0SE T0CS
PSA
0
8-bit Prescaler
M
U
1 X
Watchdog 8
Timer
8 - to - 1MUX PS2:PS0
PSA
0 1
WDT Enable bit
MUX PSA
WDT
Time-Out
Note: T0CS, T0SE, PSA, PS2:PS0 are bits in the OPTION register.

PIC12C5XX
7.0 SPECIAL FEATURES OF THE The PIC12C5XX has a Watchdog Timer which can be
shut off only through configuration bit WDTE. It runs
CPU off of its own RC oscillator for added reliability. If using
What sets a microcontroller apart from other XT or LP selectable oscillator options, there is always
processors are special circuits to deal with the needs an 18 ms delay provided by the Device Reset Timer
of real-time applications. The PIC12C5XX family of (DRT), intended to keep the chip in reset until the
microcontrollers has a host of such features intended crystal oscillator is stable. If using INTRC or EXTRC
to maximize system reliability, minimize cost through there is an 18 ms delay only on VDD power-up. With
elimination of external components, provide power this timer on-chip, most applications need no external
saving operating modes and offer code protection. reset circuitry.
These features are:
The SLEEP mode is designed to offer a very low
• Oscillator selection current power-down mode. The user can wake-up
• Reset from SLEEP through a change on input pins or
- Power-On Reset (POR) through a Watchdog Timer time-out. Several oscillator
options are also made available to allow the part to fit
- Device Reset Timer (DRT)
the application, including an internal 4 MHz oscillator.
- Wake-up from SLEEP on pin change The EXTRL RC oscillator option saves system cost
• Watchdog Timer (WDT) while the LP crystal option saves power. A set of
• SLEEP configuration bits are used to select various options.
• Code protection
7.1 Configuration Bits
• ID locations
• In-circuit Serial Programming The PIC12C5XX configuration word consists of 5 bits.
Configuration bits can be programmed to select
various device configurations. Two bits are for the
selection of the oscillator type, one bit is the Watchdog
Timer enable bit, and one bit is the MCLR enable bit.
One bit is the code protection bit (Figure 7-1).
OTP devices have the oscillator configuration
programmed at the factory and these parts are tested
accordingly (see “Product Identification System” on
the inside back cover).
FIGURE 7-1: CONFIGURATION WORD FOR PIC12C508 OR PIC12C509
— — — — — — — MCLRE CP WDTE FOSC1 FOSC0 Register: CONFIG

bit11 10 9 8 7 6 5 4 3 2 1 bit0 Address(1): FFFh
bit 11-5: Unimplemented
bit 4: MCLRE: MCLR enable bit.
1 = MCLR enabled
0 = MCLR disabled
bit 3: CP: Code protection bit.
1 = Code protection off
0 = Code protection on
bit 2: WDTE: Watchdog timer enable bit
1 = WDT enabled
0 = WDT disabled
bit 1-0: FOSC1:FOSC0: Oscillator selection bits
11 = EXTRC - external RC oscillator
10 = INTRC - internal RC oscillator
01 = XT oscillator
00 = LP oscillator
Note 1: Refer to the PIC12C5XX Programming Specifications to determine how to access the
configuration word. This register is not user addressable during device operation.

PIC12C5XX
7.2 Oscillator Configurations TABLE 7-1: CAPACITOR SELECTION
FOR CERAMIC RESONATORS
7.2.1 OSCILLATOR TYPES
- PIC12C5XX
The PIC12C5XX can be operated in four different Osc Resonator Cap. Range Cap. Range
oscillator modes. The user can program two Type Freq C1 C2
configuration bits (FOSC1:FOSC0) to select one of
XT 455 kHz 68-100 pF 68-100 pF
these four modes:
2.0 MHz 15-33 pF 15-33 pF
• LP: Low Power Crystal 4.0 MHz 10-22 pF 10-22 pF
• XT: Crystal/Resonator These values are for design guidance only. Since
• INTRC: Internal 4 MHz Oscillator each resonator has its own characteristics, the user
should consult the resonator manufacturer for
• EXTRC: External Resistor/Capacitor appropriate values of external components.
7.2.2 CRYSTAL OSCILLATOR / CERAMIC TABLE 7-2: CAPACITOR SELECTION
RESONATORS FOR CRYSTAL OSCILLATOR
In XT or LP modes, a crystal or ceramic resonator is - PIC12C5XX
connected to the GP5/OSC1/CLKIN and GP4/OSC2 Osc Resonator Cap.Range Cap. Range
pins to establish oscillation (Figure 7-2). The Type Freq C1 C2
PIC12C5XX oscillator design requires the use of a
LP 32 kHz(1) 15 pF 15 pF
parallel cut crystal. Use of a series cut crystal may
give a frequency out of the crystal manufacturers XT 100 kHz 15-30 pF 200-300 pF
specifications. When in XT or LP modes, the device 200 kHz 15-30 pF 100-200 pF
can have an external clock source drive the GP5/ 455 kHz 15-30 pF 15-100 pF
OSC1/CLKIN pin (Figure 7-3). 1 MHz 15-30 pF 15-30 pF
2 MHz 15 pF 15 pF
FIGURE 7-2: CRYSTAL OPERATION (OR 4 MHz 15 pF 15 pF
CERAMIC RESONATOR) (XT Note 1: For VDD > 4.5V, C1 = C2 ≈ 30 pF is
OR LP OSC recommended.
CONFIGURATION) These values are for design guidance only. Rs may
be required in HS mode as well as XT mode to avoid
C1(1) OSC1 PIC12C5XX overdriving crystals with low drive level specification.
Since each crystal has its own characteristics, the
SLEEP user should consult the crystal manufacturer for
XTAL RF(3) appropriate values of external components.
To internal
logic
OSC2
RS(2)
C2(1)
Note 1: See Capacitor Selection tables for

recommended values of C1 and C2.
2: A series resistor (RS) may be required for
AT strip cut crystals.
3: RF varies with the crystal chosen
(approx. value = 10 MΩ).
FIGURE 7-3: EXTERNAL CLOCK INPUT

OPERATION (XT OR LP OSC
CONFIGURATION)
Clock from OSC1

ext. system PIC12C5XX
Open OSC2

PIC12C5XX
7.2.3 EXTERNAL CRYSTAL OSCILLATOR 7.2.4 EXTERNAL RC OSCILLATOR
CIRCUIT
For timing insensitive applications, the RC device
Either a prepackaged oscillator or a simple oscillator option offers additional cost savings. The RC oscillator
circuit with TTL gates can be used as an external frequency is a function of the supply voltage, the
crystal oscillator circuit. Prepackaged oscillators resistor (Rext) and capacitor (Cext) values, and the
provide a wide operating range and better stability. A operating temperature. In addition to this, the oscillator
well-designed crystal oscillator will provide good frequency will vary from unit to unit due to normal
performance with TTL gates. Two types of crystal process parameter variation. Furthermore, the
oscillator circuits can be used: one with parallel difference in lead frame capacitance between package
resonance, or one with series resonance. types will also affect the oscillation frequency,
Figure 7-4 shows implementation of a parallel especially for low Cext values. The user also needs to
resonant oscillator circuit. The circuit is designed to take into account variation due to tolerance of external
use the fundamental frequency of the crystal. The R and C components used.
74AS04 inverter performs the 180-degree phase shift Figure 7-6 shows how the R/C combination is
that a parallel oscillator requires. The 4.7 kΩ resistor connected to the PIC12C5XX. For Rext values below
provides the negative feedback for stability. The 10 kΩ 2.2 kΩ, the oscillator operation may become unstable,
potentiometers bias the 74AS04 in the linear region. or stop completely. For very high Rext values
This circuit could be used for external oscillator (e.g., 1 MΩ) the oscillator becomes sensitive to noise,
designs. humidity and leakage. Thus, we recommend keeping
Rext between 3 kΩ and 100 kΩ.
FIGURE 7-4: EXTERNAL PARALLEL
RESONANT CRYSTAL Although the oscillator will operate with no external
capacitor (Cext = 0 pF), we recommend using values
OSCILLATOR CIRCUIT
above 20 pF for noise and stability reasons. With no or
+5V small external capacitance, the oscillation frequency
To Other can vary dramatically due to changes in external
Devices
10k capacitances, such as PCB trace capacitance or
4.7k 74AS04 PIC12C5XX package lead frame capacitance.
74AS04 CLKIN The Electrical Specifications sections show RC
frequency variation from part to part due to normal
process variation. The variation is larger for larger R
10k (since leakage current variation will affect RC
XTAL frequency more for large R) and for smaller C (since
variation of input capacitance will affect RC frequency
10k more).
Also, see the Electrical Specifications sections for
20 pF 20 pF
variation of oscillator frequency due to VDD for given
Rext/Cext values as well as frequency variation due to
Figure 7-5 shows a series resonant oscillator circuit. operating temperature for given R, C, and VDD values.
This circuit is also designed to use the fundamental
frequency of the crystal. The inverter performs a 180-
degree phase shift in a series resonant oscillator
circuit. The 330 Ω resistors provide the negative
feedback to bias the inverters in their linear region.
FIGURE 7-5: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT
To Other
330 330 Devices
74AS04 74AS04 74AS04 PIC12C5XX

CLKIN
0.1 µF
XTAL

PIC12C5XX
FIGURE 7-6: RC OSCILLATOR MODE 7.3 RESET
VDD The device differentiates between various kinds of
reset:
Rext Internal a) Power on reset (POR)
OSC1 clock
b) MCLR reset during normal operation
N c) MCLR reset during SLEEP
Cext PIC12C5XX
VSS d) WDT time-out reset during normal operation
e) WDT time-out reset during SLEEP
f) Wake-up from SLEEP on pin change
7.2.5 INTERNAL 4 MHZ RC OSCILLATOR
Some registers are not reset in any way; they are
The internal RC oscillator provides a fixed 4 MHz (nom- unknown on POR and unchanged in any other reset.
inal) system clock. Most other registers are reset to “reset state” on power-
In addition, a calibration instruction is programmed into on reset (POR), on MCLR or WDT reset during normal
the top of memory which indicates the calibration value operation . They are not affected by a WDT reset during
for the internal RC oscillator. This value, OSCCAL, is SLEEP or MCLR reset during SLEEP, since these
programmed as a MOVLW XX instruction where XX is the resets are viewed as resumption of normal operation.
calibration value, and is placed at the reset vector. This The exceptions to this are TO, PD, and GPWUF bits.
will load the W register with the calibration value upon They are set or cleared differently in different reset sit-
reset and the PC will then roll over to 0x000. The user uations. These bits are used in software to determine
then has the option of writing the value to the OSCCAL the nature of reset. See Table 7-3 for a full description
Register (05h) or ignoring it. of reset states of all registers.
TABLE 7-3: RESET CONDITIONS FOR REGISTERS

MCLR Reset
Register Address Power-on Reset WDT time-out
Wake-up on Pin Change
W — qqqq xxxx (1) qqqq uuuu (1)
INDF 00h xxxx xxxx uuuu uuuu
TMR0 01h xxxx xxxx uuuu uuuu
PC 02h 1111 1111 1111 1111
STATUS 03h 0001 1xxx ?00? ?uuu (2)
FSR (12C508) 04h 111x xxxx 111u uuuu
FSR (12C509) 04h 110x xxxx 11uu uuuu
OSCCAL 05h 0111 ---- uuuu ----
GPIO 06h --xx xxxx --uu uuuu
OPTION — 1111 1111 1111 1111
TRIS — --11 1111 --11 1111
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, ? = value depends on condition.
Note 1: Bits <7:4> of W register contain oscillator calibration (OSCCAL) values due to MOVLW XX instruction at
top of memory.
Note 2: See Table 7-6 for reset value for specific conditions

PIC12C5XX
TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS
STATUS Addr: 03h PCL Addr: 02h
Power on reset 0001 1xxx 1111 1111

MCLR reset during normal operation 000u uuuu 1111 1111
MCLR reset during SLEEP 0001 0uuuu 1111 1111
WDT reset during SLEEP 0000 0uuu 1111 1111
WDT reset normal operation 0000 1uuu 1111 1111
Wake-up from SLEEP on pin change 1001 0uuu 1111 1111
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’.
7.3.1 MCLR ENABLE The Power-On Reset circuit and the Device Reset
Timer (Section 7.5) circuit are closely related. On
This configuration bit when unprogrammed (left in the power-up, the reset latch is set and the DRT is reset.
‘1’ state) enables the external MCLR function. When The DRT timer begins counting once it detects MCLR
programmed, the MCLR function is tied to the internal to be high. After the time-out period, which is typically
VDD, and the pin is assigned to be a GPIO. See 18 ms, it will reset the reset latch and thus end the on-
Figure 7-7. chip reset signal.
FIGURE 7-7: MCLR SELECT A power-up example where MCLR is tied to VSS is
shown in Figure 7-9. VDD is allowed to rise and
stabilize before bringing MCLR high. The chip will
actually come out of reset TDRT msec after MCLR
MCLRE
goes high.
WEAK In Figure 7-10, the on-chip Power-On Reset feature is
PULL-UP being used (MCLR and VDD are tied together). The
INTERNAL MCLR VDD is stable before the start-up timer times out and
GP3/MCLR/VPP
there is no problem in getting a proper reset. However,
Figure 7-11 depicts a problem situation where VDD
rises too slowly. The time between when the DRT
senses a high on the GP3/MCLR/VPP pin, and when
7.4 Power-On Reset (POR) the GP3/MCLR/VPP pin (and VDD) actually reach their
full value, is too long. In this situation, when the start-
The PIC12C5XX family incorporates on-chip Power- up timer times out, VDD has not reached the VDD (min)
On Reset (POR) circuitry which provides an internal value and the chip is, therefore, not guaranteed to
chip reset for most power-up situations. function correctly. For such situations, we recommend
that external RC circuits be used to achieve longer
A Power-on Reset pulse is generated on-chip when
POR delay times (Figure 7-10).
VDD rise is detected (in the range of 1.5V - 2.1V). To
take advantage of the POR, tie the MCLR pin directly Note: When the device starts normal operation
to VDD. An internal weak pull-up resistor is imple- (exits the reset condition), device operat-
mented using a transistor. Refer to Table 10-5 for the ing parameters (voltage, frequency, tem-
pull-up resistor ranges. This will eliminate external RC perature, etc.) must be meet to ensure
components usually needed to create a Power-on operation. If these conditions are not met,
Reset. A maximum rise time for VDD is specified. See the device must be held in reset until the
Electrical Specifications for details. operating conditions are met.
When the device starts normal operation (exits the For additional information refer to Application Notes
reset condition), device operating parameters (voltage, “Power-Up Considerations” - AN522 and “Power-up
frequency, temperature, ...) must be met to ensure Trouble Shooting” - AN607.
operation. If these conditions are not met, the device
must be held in reset until the operating parameters are
met.
A simplified block diagram of the on-chip Power-On
Reset circuit is shown in Figure 7-8.

PIC12C5XX
FIGURE 7-8: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT
Power-Up
Detect
POR (Power-On Reset) Pin Change
VDD Wake-up on
pin change
SLEEP
GP3/MCLR/VPP
WDT Time-out
MCLRE
RESET
8-bit Asynch S Q
On-Chip Ripple Counter
DRT OSC (Start-Up Timer)
R Q
CHIP RESET

PIC12C5XX
FIGURE 7-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)
VDD
MCLR
INTERNAL POR
TDRT
DRT TIME-OUT
INTERNAL RESET
FIGURE 7-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME
VDD
MCLR
INTERNAL POR
TDRT
DRT TIME-OUT
INTERNAL RESET
FIGURE 7-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME
V1
VDD
MCLR
INTERNAL POR
TDRT
DRT TIME-OUT
INTERNAL RESET
When VDD rises slowly, the TDRT time-out expires long before VDD has reached its final value. In
this example, the chip will reset properly if, and only if, V1 ≥ VDD min.

PIC12C5XX
7.5 Device Reset Timer (DRT) 7.6 Watchdog Timer (WDT)
In the PIC12C5XX, the DRT runs any time the device The Watchdog Timer (WDT) is a free running on-chip
is powered up. DRT runs from RESET only in XT and RC oscillator which does not require any external
LP modes. It is disabled from RESET in INTRC and components. This RC oscillator is separate from the
EXTRC modes. external RC oscillator of the GP5/OSC1/CLKIN pin
The Device Reset Timer (DRT) provides a fixed 18 ms and the internal 4 MHz oscillator. That means that the
nominal time-out on reset. The DRT operates on an WDT will run even if the clock on the GP5/OSC1/
internal RC oscillator. The processor is kept in RESET CLKIN and GP4/OSC2 pins have been stopped, for
as long as the DRT is active. The DRT delay allows example, by execution of a SLEEP instruction. During
VDD to rise above VDD min., and for the oscillator to normal operation or SLEEP, a WDT reset or wake-up
stabilize. reset generates a device RESET.
Oscillator circuits based on crystals or ceramic The TO bit (STATUS<4>) will be cleared upon a
resonators require a certain time after power-up to Watchdog Timer reset.
establish a stable oscillation. The on-chip DRT keeps The WDT can be permanently disabled by
the device in a RESET condition for approximately 18 programming the configuration bit WDTE as a '0'
ms after the voltage on the GP3/MCLR/VPP pin has (Section 7.1). Refer to the PIC12C5XX Programming
reached a logic high (VIHMC) level. Thus, external RC Specifications to determine how to access the
networks connected to the MCLR input are not configuration word.
required in most cases, allowing for savings in cost-
sensitive and/or space restricted applications.
The Device Reset time delay will vary from chip to chip
due to VDD, temperature, and process variation. See
AC parameters for details.
The DRT will also be triggered upon a Watchdog
Timer time-out (only in XT and LP modes). This is
particularly important for applications using the WDT
to wake from SLEEP mode automatically.

PIC12C5XX
7.6.1 WDT PERIOD 7.6.2 WDT PROGRAMMING CONSIDERATIONS
The WDT has a nominal time-out period of 18 ms, The CLRWDT instruction clears the WDT and the
(with no prescaler). If a longer time-out period is postscaler, if assigned to the WDT, and prevents it
desired, a prescaler with a division ratio of up to 1:128 from timing out and generating a device RESET.
can be assigned to the WDT (under software control) The SLEEP instruction resets the WDT and the
by writing to the OPTION register. Thus, time-out a postscaler, if assigned to the WDT. This gives the
period of a nominal 2.3 seconds can be realized. maximum SLEEP time before a WDT wake-up reset.
These periods vary with temperature, VDD and part-to-
part process variations (see DC specs).
Under worst case conditions (VDD = Min., Temperature
= Max., max. WDT prescaler), it may take several
seconds before a WDT time-out occurs.
FIGURE 7-12: WATCHDOG TIMER BLOCK DIAGRAM

From Timer0 Clock Source
(Figure 6-5)
0
M Postscaler
Watchdog 1 Postscaler
U
Timer
X
8 - to - 1 MUX PS2:PS0
WDT Enable PSA

EPROM Bit
To Timer0 (Figure 6-4)
0 1
MUX PSA
Note: T0CS, T0SE, PSA, PS2:PS0
are bits in the OPTION register.
WDT
Time-out
TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Legend: Shaded boxes = Not used by Watchdog Timer, — = unimplemented, read as '0', u = unchanged

PIC12C5XX
7.7 Time-Out Sequence, Power Down, 7.8 Reset on Brown-Out
and Wake-up from SLEEP Status Bits
A brown-out is a condition where device power (VDD)
(TO/PD/GPWUF)
dips below its minimum value, but not to zero, and
The TO, PD, and GPWUF bits in the STATUS register then recovers. The device should be reset in the event
can be tested to determine if a RESET condition has of a brown-out.
been caused by a power-up condition, a MCLR or To reset PIC12C5XX devices when a brown-out
Watchdog Timer (WDT) reset, or a MCLR or WDT occurs, external brown-out protection circuits may be
reset. built, as shown in Figure 7-13 and Figure 7-14.
TABLE 7-6: TO/PD/GPWUF STATUS FIGURE 7-13: BROWN-OUT PROTECTION

AFTER RESET CIRCUIT 1
GPWUF TO PD RESET caused by
VDD
0 0 0 WDT wake-up from
SLEEP VDD
0 0 1 WDT time-out (not from 33k
SLEEP)
Q1
0 1 0 MCLR wake-up from 10k MCLR
SLEEP
40k* PIC12C5XX
0 1 1 Power-up
0 u u MCLR not during SLEEP
1 1 0 Wake-up from SLEEP on
pin change
This circuit will activate reset when VDD goes below Vz +
Legend: Legend: u = unchanged 0.7V (where Vz = Zener voltage).
Note 1: The TO, PD, and GPWUF bits main-
tain their status (u) until a reset *Refer to Figure 7-7 and Table 10-5 for internal weak pull-
occurs. A low-pulse on the MCLR up on MCLR.
input does not change the TO, PD,
and GPWUF status bits. FIGURE 7-14: BROWN-OUT PROTECTION
These STATUS bits are only affected by events listed CIRCUIT 2
in Table 7-7. VDD
TABLE 7-7: EVENTS AFFECTING TO/PD VDD

STATUS BITS R1
Event GPWUF TO PD Remarks Q1
Power-up 0 1 1 MCLR
WDT Time-out 0 0 u No effect R2 40k PIC12C5XX
on PD
SLEEP instruction u 1 0
CLRWDT u 1 1
instruction
Wake-up from 1 1 0
SLEEP on pin This brown-out circuit is less expensive, although
change less accurate. Transistor Q1 turns off when VDD
is below a certain level such that:
Legend: u = unchanged
A WDT time-out will occur regardless of the status of the R1
VDD • = 0.7V
TO bit. A SLEEP instruction will be executed, regardless of R1 + R2
the status of the PD bit. Table 7-6 reflects the status of TO
and PD after the corresponding event. *Refer to Figure 7-7 and Table 10-5 for internal weak
pull-up on MCLR.
Table 7-4 lists the reset conditions for the special
function registers, while Table 7-3 lists the reset
conditions for all the registers.

PIC12C5XX
7.9 Power-Down Mode (SLEEP) 7.10 Program Verification/Code Protection
A device may be powered down (SLEEP) and later If the code protection bit has not been programmed,
powered up (Wake-up from SLEEP). the on-chip program memory can be read out for
verification purposes.
7.9.1 SLEEP
7.11 ID Locations
The Power-Down mode is entered by executing a
SLEEP instruction. Four memory locations are designated as ID locations
If enabled, the Watchdog Timer will be cleared but where the user can store checksum or other code-
keeps running, the TO bit (STATUS<4>) is set, the PD identification numbers. These locations are not
bit (STATUS<3>) is cleared and the oscillator driver is accessible during normal execution but are readable
turned off. The I/O ports maintain the status they had and writable during program/verify.
before the SLEEP instruction was executed (driving Use only the lower 4 bits of the ID locations and
high, driving low, or hi-impedance). always program the upper 8 bits as '1's.
It should be noted that a RESET generated by a WDT
time-out does not drive the GP3/MCLR/VPP pin low.
For lowest current consumption while powered down,
the T0CKI input should be at VDD or VSS and the GP3/
MCLR/VPP pin must be at a logic high level (VIHMC) if
MCLR is enabled.
7.9.2 WAKE-UP FROM SLEEP
The device can wake-up from SLEEP through one of

the following events:
1. An external reset input on GP3/MCLR/VPP pin.
2. A Watchdog Timer time-out reset (if WDT was
enabled).
3. A change on input pin GP0, GP1, or GP3
These events cause a device reset. The TO, PD, and
GPWUF bits can be used to determine the cause of
device reset.. The TO bit is cleared if a WDT time-out
occurred (and caused wake-up). The PD bit, which is
set on power-up, is cleared when SLEEP is invoked.
The GPWUF bit indicates a change in state while in
SLEEP at pins GP0, GP1, or GP3 (since the last time
there was a file or bit operation on GP port).
Caution: Right before entering SLEEP, read the
input pins. When in SLEEP, wake up
occurs when the values at the pins change
from the state they were in at the last
reading. If a wake-up on change occurs
and the pins are not read before
reentering SLEEP, a wake up will occur
immediately even if no pins change while
in SLEEP mode.
The WDT is cleared when the device wakes from
sleep, regardless of the wake-up source.

PIC12C5XX
7.12 In-Circuit Serial Programming FIGURE 7-15: TYPICAL IN-CIRCUIT SERIAL
PROGRAMMING
The PIC12C5XX microcontrollers can be serially
CONNECTION
programmed while in the end application circuit. This is
simply done with two lines for clock and data, and three
other lines for power, ground, and the programming To Normal
voltage. This allows customers to manufacture boards Connections
External
with unprogrammed devices, and then program the Connector PIC12C5XX
microcontroller just before shipping the product. This Signals
also allows the most recent firmware or a custom +5V VDD
firmware to be programmed. 0V VSS
The device is placed into a program/verify mode by VPP MCLR/VPP
holding the GP1 and GP0 pins low while raising the
MCLR (VPP) pin from VIL to VIHH (see programming CLK GP1
specification). GP1 becomes the programming clock
and GP0 becomes the programming data. Both GP1 Data I/O GP0
and GP0 are Schmitt Trigger inputs in this mode.
After reset, a 6-bit command is then supplied to the VDD
device. Depending on the command, 14-bits of pro-
gram data are then supplied to or from the device, To Normal
depending if the command was a load or a read. For Connections
complete details of serial programming, please refer to
the PIC12C5XX Programming Specifications.
A typical in-circuit serial programming connection is
shown in Figure 7-15.

PIC12C5XX
8.0 INSTRUCTION SET SUMMARY All instructions are executed within a single instruction
cycle, unless a conditional test is true or the program
Each PIC12C5XX instruction is a 12-bit word divided counter is changed as a result of an instruction. In this
into an OPCODE, which specifies the instruction type, case, the execution takes two instruction cycles. One
and one or more operands which further specify the instruction cycle consists of four oscillator periods.
operation of the instruction. The PIC12C5XX Thus, for an oscillator frequency of 4 MHz, the normal
instruction set summary in Table 8-2 groups the instruction execution time is 1 µs. If a conditional test
instructions into byte-oriented, bit-oriented, and literal is true or the program counter is changed as a result of
and control operations. Table 8-1 shows the opcode an instruction, the instruction execution time is 2 µs.
field descriptions.
Figure 8-1 shows the three general formats that the
For byte-oriented instructions, 'f' represents a file instructions can have. All examples in the figure use the
register designator and 'd' represents a destination following format to represent a hexadecimal number:
designator. The file register designator is used to
specify which one of the 32 file registers is to be used 0xhhh
by the instruction. where 'h' signifies a hexadecimal digit.
The destination designator specifies where the result FIGURE 8-1: GENERAL FORMAT FOR
of the operation is to be placed. If 'd' is '0', the result is
INSTRUCTIONS
placed in the W register. If 'd' is '1', the result is placed
in the file register specified in the instruction. Byte-oriented file register operations
For bit-oriented instructions, 'b' represents a bit field 11 6 5 4 0

designator which selects the number of the bit affected OPCODE d f (FILE #)
by the operation, while 'f' represents the number of the d = 0 for destination W
file in which the bit is located. d = 1 for destination f
f = 5-bit file register address
For literal and control operations, 'k' represents an
8 or 9-bit constant or literal value. Bit-oriented file register operations
11 8 7 5 4 0
TABLE 8-1: OPCODE FIELD
OPCODE b (BIT #) f (FILE #)
DESCRIPTIONS
b = 3-bit bit address
Field Description f = 5-bit file register address
f Register file address (0x00 to 0x7F) Literal and control operations (except GOTO)
W Working register (accumulator) 11 8 7 0
b Bit address within an 8-bit file register OPCODE k (literal)
k Literal field, constant data or label
k = 8-bit immediate value
Don't care location (= 0 or 1)
The assembler will generate code with x = 0. It is Literal and control operations - GOTO instruction
x
the recommended form of use for compatibility
with all Microchip software tools. 11 9 8 0
OPCODE k (literal)
Destination select;
d = 0 (store result in W) k = 9-bit immediate value
d
d = 1 (store result in file register 'f')
Default is d = 1
label Label name
TOS Top of Stack
PC Program Counter
WDT Watchdog Timer Counter
TO Time-Out bit
PD Power-Down bit
Destination, either the W register or the specified
dest register file location
[ ] Options
( ) Contents
→ Assigned to
<> Register bit field
∈ In the set of
italics User defined term (font is courier)

PIC12C5XX
TABLE 8-2: INSTRUCTION SET SUMMARY
12-Bit Opcode
Mnemonic, Status
Operands Description Cycles MSb LSb Affected Notes
ADDWF f,d Add W and f 1 0001 11df ffff C,DC,Z 1,2,4
ANDWF f,d AND W with f 1 0001 01df ffff Z 2,4
CLRF f Clear f 1 0000 011f ffff Z 4
CLRW – Clear W 1 0000 0100 0000 Z
COMF f, d Complement f 1 0010 01df ffff Z
DECF f, d Decrement f 1 0000 11df ffff Z 2,4
DECFSZ f, d Decrement f, Skip if 0 1(2) 0010 11df ffff None 2,4
INCF f, d Increment f 1 0010 10df ffff Z 2,4
INCFSZ f, d Increment f, Skip if 0 1(2) 0011 11df ffff None 2,4
IORWF f, d Inclusive OR W with f 1 0001 00df ffff Z 2,4
MOVF f, d Move f 1 0010 00df ffff Z 2,4
MOVWF f Move W to f 1 0000 001f ffff None 1,4
NOP – No Operation 1 0000 0000 0000 None
RLF f, d Rotate left f through Carry 1 0011 01df ffff C 2,4
RRF f, d Rotate right f through Carry 1 0011 00df ffff C 2,4
SUBWF f, d Subtract W from f 1 0000 10df ffff C,DC,Z 1,2,4
SWAPF f, d Swap f 1 0011 10df ffff None 2,4
XORWF f, d Exclusive OR W with f 1 0001 10df ffff Z 2,4
BIT-ORIENTED FILE REGISTER OPERATIONS
BCF f, b Bit Clear f 1 0100 bbbf ffff None 2,4
BSF f, b Bit Set f 1 0101 bbbf ffff None 2,4
BTFSC f, b Bit Test f, Skip if Clear 1 (2) 0110 bbbf ffff None
BTFSS f, b Bit Test f, Skip if Set 1 (2) 0111 bbbf ffff None
LITERAL AND CONTROL OPERATIONS
ANDLW k AND literal with W 1 1110 kkkk kkkk Z
CALL k Call subroutine 2 1001 kkkk kkkk None 1
CLRWDT k Clear Watchdog Timer 1 0000 0000 0100 TO, PD
GOTO k Unconditional branch 2 101k kkkk kkkk None
IORLW k Inclusive OR Literal with W 1 1101 kkkk kkkk Z
MOVLW k Move Literal to W 1 1100 kkkk kkkk None
OPTION k Load OPTION register 1 0000 0000 0010 None
RETLW k Return, place Literal in W 2 1000 kkkk kkkk None
SLEEP – Go into standby mode 1 0000 0000 0011 TO, PD
TRIS f Load TRIS register 1 0000 0000 0fff None 3
XORLW k Exclusive OR Literal to W 1 1111 kkkk kkkk Z
Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except forGOTO.
(Section 4.5)
2: When an I/O register is modified as a function of itself (e.g. MOVF GPIO, 1), the value used will be that value
present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven
low by an external device, the data will be written back with a '0'.
3: The instruction TRIS f, where f = 5, 6, or 7 causes the contents of the W register to be written to the tristate
latches of GPIO. A '1' forces the pin to a hi-impedance state and disables the output buffers.
4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared
(if assigned to TMR0).

PIC12C5XX
ADDWF Add W and f ANDWF AND W with f

Syntax: [ label ] ADDWF f,d Syntax: [ label ] ANDWF f,d
Operands: 0 ≤ f ≤ 31 Operands: 0 ≤ f ≤ 31
d ∈ [0,1] d ∈ [0,1]
Operation: (W) + (f) → (dest) Operation: (W) .AND. (f) → (dest)
Status Affected: C, DC, Z Status Affected: Z
Encoding: 0001 11df ffff Encoding: 0001 01df ffff
Description: Add the contents of the W register and Description: The contents of the W register are
register 'f'. If 'd' is 0 the result is stored AND’ed with register 'f'. If 'd' is 0 the
in the W register. If 'd' is '1' the result is result is stored in the W register. If 'd' is
stored back in register 'f'. '1' the result is stored back in register 'f'.
Words: 1 Words: 1
Cycles: 1 Cycles: 1
Example: ADDWF FSR, 0 Example: ANDWF FSR, 1
Before Instruction Before Instruction
W = 0x17 W = 0x17
FSR = 0xC2 FSR = 0xC2
After Instruction After Instruction
W = 0xD9 W = 0x17
FSR = 0xC2 FSR = 0x02
ANDLW And literal with W BCF Bit Clear f

Syntax: [ label ] ANDLW k Syntax: [ label ] BCF f,b
Operands: 0 ≤ k ≤ 255 Operands: 0 ≤ f ≤ 31
Operation: (W).AND. (k) → (W) 0≤b≤7
Status Affected: Z Operation: 0 → (f<b>)
Encoding: 1110 kkkk kkkk Status Affected: None
Description: The contents of the W register are Encoding: 0100 bbbf ffff
AND’ed with the eight-bit literal 'k'. The Description: Bit 'b' in register 'f' is cleared.
result is placed in the W register.
Words: 1
Words: 1
Cycles: 1
Cycles: 1
Example: BCF FLAG_REG, 7
Example: ANDLW 0x5F
Before Instruction
Before Instruction FLAG_REG = 0xC7
W = 0xA3
After Instruction
After Instruction FLAG_REG = 0x47
W = 0x03

PIC12C5XX
BSF Bit Set f BTFSS Bit Test f, Skip if Set

Syntax: [ label ] BSF f,b Syntax: [ label ] BTFSS f,b
0≤b≤7 0≤b<7
Operation: 1 → (f<b>) Operation: skip if (f<b>) = 1
Status Affected: None Status Affected: None
Encoding: 0101 bbbf ffff Encoding: 0111 bbbf ffff
Description: Bit 'b' in register 'f' is set. Description: If bit 'b' in register 'f' is '1' then the next
instruction is skipped.
Words: 1
If bit 'b' is '1', then the next instruction
Cycles: 1 fetched during the current instruction
Example: BSF FLAG_REG, 7 execution, is discarded and an NOP is
executed instead, making this a 2 cycle
Before Instruction instruction.
FLAG_REG = 0x0A
Words: 1
After Instruction
FLAG_REG = 0x8A
Cycles: 1(2)
Example: HERE BTFSS FLAG,1
FALSE GOTO PROCESS_CODE
TRUE •
BTFSC Bit Test f, Skip if Clear
•
Syntax: [ label ] BTFSC f,b •
Operands: 0 ≤ f ≤ 31 Before Instruction
0≤b≤7 PC = address (HERE)
Operation: skip if (f<b>) = 0 After Instruction
If FLAG<1> = 0,
Status Affected: None PC = address (FALSE);
Encoding: 0110 bbbf ffff if FLAG<1> = 1,
PC = address (TRUE)
Description: If bit 'b' in register 'f' is 0 then the next
instruction is skipped.
If bit 'b' is 0 then the next instruction
fetched during the current instruction
execution is discarded, and an NOP is
executed instead, making this a 2 cycle
instruction.
Words: 1
Cycles: 1(2)
Example: HERE BTFSC FLAG,1
FALSE GOTO PROCESS_CODE
TRUE •
•
•
Before Instruction
PC = address (HERE)
After Instruction
if FLAG<1> = 0,
PC = address (TRUE);
if FLAG<1> = 1,
PC = address(FALSE)

PIC12C5XX
CALL Subroutine Call CLRW Clear W

Syntax: [ label ] CALL k Syntax: [ label ] CLRW
Operands: 0 ≤ k ≤ 255 Operands: None
Operation: (PC) + 1→ Top of Stack; Operation: 00h → (W);
k → PC<7:0>; 1→Z
(STATUS<6:5>) → PC<10:9>; Status Affected: Z
0 → PC<8>
Encoding: 0000 0100 0000
Status Affected: None
Description: The W register is cleared. Zero bit (Z)
Encoding: 1001 kkkk kkkk is set.
Description: Subroutine call. First, return address Words: 1
(PC+1) is pushed onto the stack. The
eight bit immediate address is loaded Cycles: 1
into PC bits <7:0>. The upper bits Example: CLRW
PC<10:9> are loaded from STA-
TUS<6:5>, PC<8> is cleared. CALL is a Before Instruction
two cycle instruction. W = 0x5A
Words: 1 After Instruction

W = 0x00
Cycles: 2 Z = 1
Example: HERE CALL THERE
Before Instruction
PC = address (HERE) CLRWDT Clear Watchdog Timer
After Instruction Syntax: [ label ] CLRWDT
PC = address (THERE) Operands: None
TOS = address (HERE + 1)
Operation: 00h → WDT;
0 → WDT prescaler (if assigned);
1 → TO;
CLRF Clear f
1 → PD
Syntax: [ label ] CLRF f
Status Affected: TO, PD
Operands: 0 ≤ f ≤ 31
Encoding: 0000 0000 0100
Operation: 00h → (f);
Description: The CLRWDT instruction resets the
1→Z WDT. It also resets the prescaler, if the
Status Affected: Z prescaler is assigned to the WDT and
not Timer0. Status bits TO and PD are
Encoding: 0000 011f ffff
set.
Description: The contents of register 'f' are cleared
Words: 1
and the Z bit is set.
Cycles: 1
Words: 1
Example: CLRWDT
Cycles: 1
Before Instruction
Example: CLRF FLAG_REG
WDT counter = ?
Before Instruction
After Instruction
FLAG_REG = 0x5A
WDT counter = 0x00
After Instruction WDT prescale = 0
FLAG_REG = 0x00 TO = 1
Z = 1 PD = 1

PIC12C5XX
COMF Complement f DECFSZ Decrement f, Skip if 0

Syntax: [ label ] COMF f,d Syntax: [ label ] DECFSZ f,d
d ∈ [0,1] d ∈ [0,1]
Operation: (f) → (dest) Operation: (f) – 1 → d; skip if result = 0
Status Affected: Z Status Affected: None
Encoding: 0010 01df ffff Encoding: 0010 11df ffff
Description: The contents of register 'f' are comple- Description: The contents of register 'f' are decre-
mented. If 'd' is 0 the result is stored in mented. If 'd' is 0 the result is placed in
the W register. If 'd' is 1 the result is the W register. If 'd' is 1 the result is
stored back in register 'f'. placed back in register 'f'.
Words: 1 If the result is 0, the next instruction,
which is already fetched, is discarded
Cycles: 1 and an NOP is executed instead mak-
Example: COMF REG1,0 ing it a two cycle instruction.
Before Instruction Words: 1

REG1 = 0x13 Cycles: 1(2)
After Instruction Example: HERE DECFSZ CNT, 1
REG1 = 0x13 GOTO LOOP
W = 0xEC CONTINUE •
•
•
DECF Decrement f Before Instruction
Syntax: [ label ] DECF f,d PC = address (HERE)
Operands: 0 ≤ f ≤ 31 After Instruction

CNT = CNT - 1;
d ∈ [0,1]
if CNT = 0,
Operation: (f) – 1 → (dest) PC = address (CONTINUE);
if CNT ≠ 0,
Status Affected: Z
PC = address (HERE+1)
Encoding: 0000 11df ffff
Description: Decrement register 'f'. If 'd' is 0 the
result is stored in the W register. If 'd' is GOTO Unconditional Branch
1 the result is stored back in register 'f'.
Syntax: [ label ] GOTO k
Words: 1
Operands: 0 ≤ k ≤ 511
Cycles: 1
Operation: k → PC<8:0>;
Example: DECF CNT, 1 STATUS<6:5> → PC<10:9>
Before Instruction Status Affected: None
CNT = 0x01
Z = 0 Encoding: 101k kkkk kkkk
After Instruction Description: GOTO is an unconditional branch. The

9-bit immediate value is loaded into PC
CNT = 0x00
bits <8:0>. The upper bits of PC are
Z = 1
loaded from STATUS<6:5>. GOTO is a
two cycle instruction.
Words: 1
Cycles: 2
Example: GOTO THERE
After Instruction
PC = address (THERE)

PIC12C5XX
INCF Increment f IORLW Inclusive OR literal with W

Syntax: [ label ] INCF f,d Syntax: [ label ] IORLW k
Operands: 0 ≤ f ≤ 31 Operands: 0 ≤ k ≤ 255
d ∈ [0,1] Operation: (W) .OR. (k) → (W)
Operation: (f) + 1 → (dest) Status Affected: Z
Status Affected: Z Encoding: 1101 kkkk kkkk
Description: The contents of the W register are
Description: The contents of register 'f' are incre- OR’ed with the eight bit literal 'k'. The
mented. If 'd' is 0 the result is placed in result is placed in the W register.
the W register. If 'd' is 1 the result is Words: 1
placed back in register 'f'.
Cycles: 1
Words: 1
Example: IORLW 0x35
Cycles: 1
Before Instruction
Example: INCF CNT, 1 W = 0x9A
Before Instruction After Instruction
CNT = 0xFF W = 0xBF
Z = 0 Z = 0
After Instruction
CNT = 0x00
Z = 1 IORWF Inclusive OR W with f
Syntax: [ label ] IORWF f,d
INCFSZ Increment f, Skip if 0 Operands: 0 ≤ f ≤ 31
d ∈ [0,1]
Syntax: [ label ] INCFSZ f,d
Operation: (W).OR. (f) → (dest)
d ∈ [0,1] Status Affected: Z
Operation: (f) + 1 → (dest), skip if result = 0 Encoding: 0001 00df ffff
Status Affected: None Description: Inclusive OR the W register with regis-

ter 'f'. If 'd' is 0 the result is placed in
Encoding: 0011 11df ffff the W register. If 'd' is 1 the result is
Description: The contents of register 'f' are incre- placed back in register 'f'.
mented. If 'd' is 0 the result is placed in Words: 1
the W register. If 'd' is 1 the result is
placed back in register 'f'. Cycles: 1
If the result is 0, then the next instruc- Example: IORWF RESULT, 0
tion, which is already fetched, is dis-
carded and an NOP is executed Before Instruction
instead making it a two cycle instruc- RESULT = 0x13
tion. W = 0x91
Words: 1 After Instruction

RESULT = 0x13
Cycles: 1(2) W = 0x93
Example: HERE INCFSZ CNT, 1 Z = 0
GOTO LOOP
CONTINUE •
•
•
Before Instruction
PC = address (HERE)
After Instruction
CNT = CNT + 1;
if CNT = 0,
PC = address (CONTINUE);
if CNT ≠ 0,
PC = address (HERE +1)

PIC12C5XX
MOVF Move f MOVWF Move W to f

Syntax: [ label ] MOVF f,d Syntax: [ label ] MOVWF f
d ∈ [0,1] Operation: (W) → (f)
Operation: (f) → (dest) Status Affected: None
Status Affected: Z Encoding: 0000 001f ffff
Description: Move data from the W register to regis-
Description: The contents of register 'f' is moved to ter 'f'.
destination 'd'. If 'd' is 0, destination is
Words: 1
the W register. If 'd' is 1, the destination
is file register 'f'. 'd' is 1 is useful to test Cycles: 1
a file register since status flag Z is
Example: MOVWF TEMP_REG
affected.
Before Instruction
Words: 1
TEMP_REG = 0xFF
Cycles: 1 W = 0x4F
Example: MOVF FSR, 0 After Instruction
TEMP_REG = 0x4F
After Instruction
W = 0x4F
W = value in FSR register
NOP No Operation
MOVLW Move Literal to W Syntax: [ label ] NOP
Syntax: [ label ] MOVLW k Operands: None
Operands: 0 ≤ k ≤ 255 Operation: No operation
Operation: k → (W) Status Affected: None
Status Affected: None Encoding: 0000 0000 0000
Encoding: 1100 kkkk kkkk Description: No operation.
Description: The eight bit literal 'k' is loaded into the Words: 1
W register. The don’t cares will assem-
ble as 0s.
Cycles: 1
Words: 1 Example: NOP
Cycles: 1
Example: MOVLW 0x5A
After Instruction
W = 0x5A

PIC12C5XX
OPTION Load OPTION Register RLF Rotate Left f through Carry

Syntax: [ label ] OPTION Syntax: [ label ] RLF f,d
Operands: None Operands: 0 ≤ f ≤ 31
Operation: (W) → OPTION d ∈ [0,1]
Status Affected: None Operation: See description below
Encoding: 0000 0000 0010 Status Affected: C
Description: The content of the W register is loaded Encoding: 0011 01df ffff
into the OPTION register.
Description: The contents of register 'f' are rotated
Words: 1 one bit to the left through the Carry
Cycles: 1 Flag. If 'd' is 0 the result is placed in the
W register. If 'd' is 1 the result is stored
Example OPTION
back in register 'f'.
Before Instruction
W = 0x07 C register 'f'
After Instruction Words: 1

OPTION = 0x07
Cycles: 1
Example: RLF REG1,0
RETLW Return with Literal in W
Before Instruction
Syntax: [ label ] RETLW k REG1 = 1110 0110
C = 0
Operands: 0 ≤ k ≤ 255
After Instruction
Operation: k → (W);
REG1 = 1110 0110
TOS → PC W = 1100 1100
Status Affected: None C = 1
Encoding: 1000 kkkk kkkk
Description: The W register is loaded with the eight
RRF Rotate Right f through Carry
bit literal 'k'. The program counter is
loaded from the top of the stack (the Syntax: [ label ] RRF f,d
return address). This is a two cycle
instruction.
d ∈ [0,1]
Words: 1
Operation: See description below
Cycles: 2
Status Affected: C
Example: CALL TABLE ;W contains
;table offset Encoding: 0011 00df ffff
;value. Description: The contents of register 'f' are rotated
• ;W now has table one bit to the right through the Carry
• ;value. Flag. If 'd' is 0 the result is placed in the
• W register. If 'd' is 1 the result is placed
TABLE ADDWF PC ;W = offset back in register 'f'.
RETLW k1 ;Begin table
RETLW k2 ; C register 'f'
•
• Words: 1
•
Cycles: 1
RETLW kn ; End of table
Before Instruction Example: RRF REG1,0
W = 0x07 Before Instruction
REG1 = 1110 0110
After Instruction
C = 0
W = value of k8
After Instruction
REG1 = 1110 0110
W = 0111 0011
C = 0

PIC12C5XX
SLEEP Enter SLEEP Mode SUBWF Subtract W from f

Syntax: [label] SLEEP Syntax: [label] SUBWF f,d
Operands: None Operands: 0 ≤ f ≤ 31
d ∈ [0,1]
Operation: 00h → WDT;
0 → WDT prescaler; Operation: (f) – (W) → (dest)
1 → TO; Status Affected: C, DC, Z
0 → PD
Status Affected: TO, PD, GPWUF
Description: Subtract (2’s complement method) the
Encoding: 0000 0000 0011 W register from register 'f'. If 'd' is 0 the
Description: Time-out status bit (TO) is set. The result is stored in the W register. If 'd' is
power down status bit (PD) is cleared. 1 the result is stored back in register 'f'.
GPWUF is unaffected. Words: 1
The WDT and its prescaler are Cycles: 1
cleared.
The processor is put into SLEEP mode
Example 1: SUBWF REG1, 1
with the oscillator stopped. See sec- Before Instruction
tion on SLEEP for more details. REG1 = 3
Words: 1 W = 2
C = ?
Cycles: 1
After Instruction
Example: SLEEP REG1 = 1
W = 2
C = 1 ; result is positive
Example 2:
Before Instruction
REG1 = 2
W = 2
C = ?
After Instruction
REG1 = 0
W = 2
C = 1 ; result is zero
Example 3:
Before Instruction
REG1 = 1
W = 2
C = ?
After Instruction
REG1 = FF
W = 2
C = 0 ; result is negative

PIC12C5XX
SWAPF Swap Nibbles in f XORLW Exclusive OR literal with W

Syntax: [ label ] SWAPF f,d Syntax: [label] XORLW k
Operands: 0 ≤ f ≤ 31 Operands: 0 ≤ k ≤ 255
d ∈ [0,1]
Operation: (W) .XOR. k → (W)
Operation: (f<3:0>) → (dest<7:4>);
Status Affected: Z
(f<7:4>) → (dest<3:0>)
Encoding: 1111 kkkk kkkk
Description: The contents of the W register are
XOR’ed with the eight bit literal 'k'. The
Description: The upper and lower nibbles of register result is placed in the W register.
'f' are exchanged. If 'd' is 0 the result is
Words: 1
placed in W register. If 'd' is 1 the result
is placed in register 'f'. Cycles: 1
Words: 1 Example: XORLW 0xAF
Cycles: 1 Before Instruction
W = 0xB5
Example SWAPF REG1, 0
After Instruction
Before Instruction
W = 0x1A
REG1 = 0xA5
After Instruction
REG1 = 0xA5
XORWF Exclusive OR W with f
W = 0X5A
Syntax: [ label ] XORWF f,d
TRIS Load TRIS Register d ∈ [0,1]
Syntax: [ label ] TRIS f Operation: (W) .XOR. (f) → (dest)
Operands: f=6 Status Affected: Z
Operation: (W) → TRIS register f Encoding: 0001 10df ffff
Description: Exclusive OR the contents of the W
Encoding: 0000 0000 0fff register with register 'f'. If 'd' is 0 the
Description: TRIS register 'f' (f = 6) is loaded with the result is stored in the W register. If 'd' is
contents of the W register 1 the result is stored back in register 'f'.
Words: 1 Words: 1
Cycles: 1 Cycles: 1
Example TRIS GPIO Example XORWF REG,1
Before Instruction Before Instruction
W = 0XA5 REG = 0xAF
After Instruction W = 0xB5
TRIS = 0XA5 After Instruction
Note: f = 6 for PIC12C5XX only. REG = 0x1A
W = 0xB5

PIC12C5XX
NOTES:

PIC12C5XX
9.0 DEVELOPMENT SUPPORT 9.3 ICEPIC: Low-cost PIC16CXX In-Circuit
Emulator
9.1 Development Tools
ICEPIC is a low-cost in-circuit emulator solution for the
The PIC16/17 microcontrollers are supported with a full Microchip PIC16C5X and PIC16CXX families of 8-bit
range of hardware and software development tools: OTP microcontrollers.
• PICMASTER/PICMASTER CE Real-Time ICEPIC is designed to operate on PC-compatible
In-Circuit Emulator machines ranging from 286-AT through Pentium
• ICEPIC Low-Cost PIC16C5X and PIC16CXX based machines under Windows 3.x environment.
In-Circuit Emulator ICEPIC features real time, non-intrusive emulation.
• PRO MATE II Universal Programmer
9.4 PRO MATE II: Universal Programmer
• PICSTART Plus Entry-Level Prototype
Programmer The PRO MATE II Universal Programmer is a full-fea-
• PICDEM-1 Low-Cost Demonstration Board tured programmer capable of operating in stand-alone
• PICDEM-2 Low-Cost Demonstration Board mode as well as PC-hosted mode.
• PICDEM-3 Low-Cost Demonstration Board The PRO MATE II has programmable VDD and VPP
• MPASM Assembler supplies which allows it to verify programmed memory
at VDD min and VDD max for maximum reliability. It has
• MPLAB-SIM Software Simulator
an LCD display for displaying error messages, keys to
• MPLAB-C (C Compiler) enter commands and a modular detachable socket
• Fuzzy logic development system (fuzzyTECH−MP) assembly to support various package types. In stand-
• The PIC12C508 and PIC12C509 are supported alone mode the PRO MATE II can read, verify or pro-
by the systems shown in Table 9-1. gram PIC16C5X, PIC16CXX, PIC17CXX and
PIC14000 devices. It can also set configuration and
9.2 PICMASTER: High Performance code-protect bits in this mode.
Universal In-Circuit Emulator with
MPLAB IDE 9.5 PICSTART Plus Entry Level
Development System
The PICMASTER Universal In-Circuit Emulator is
intended to provide the product development engineer The PICSTART programmer is an easy-to-use, low-
with a complete microcontroller design tool set for all cost prototype programmer. It connects to the PC via
microcontrollers in the PIC12C5XX, PIC16C5X, one of the COM (RS-232) ports. MPLAB Integrated
PIC16CXX and PIC17CXX families. PICMASTER is Development Environment software makes using the
supplied with the MPLAB Integrated Development programmer simple and efficient. PICSTART Plus is
Environment (IDE), which allows editing, “make” and not recommended for production programming.
download, and source debugging from a single envi- PICSTART Plus supports all PIC16/17 devices with up
ronment. to 40 pins. Larger pin count devices such as the
Interchangeable target probes allow the system to be PIC16C923 and PIC16C924 may be supported with an
easily reconfigured for emulation of different proces- adapter socket.
sors. The universal architecture of the PICMASTER
allows expansion to support all new Microchip micro-
controllers.
The PICMASTER Emulator System has been
designed as a real-time emulation system with
advanced features that are generally found on more
expensive development tools. The PC compatible 386
(and higher) machine platform and Microsoft Windows
3.x environment were chosen to best make these fea-
tures available to you, the end user.
A CE compliant version of PICMASTER is available for
European Union (EU) countries.

PIC12C5XX
9.6 PICDEM-1 Low-Cost PIC16/17 include an RS-232 interface, push-button switches, a
Demonstration Board potentiometer for simulated analog input, a thermistor
and separate headers for connection to an external
The PICDEM-1 is a simple board which demonstrates LCD module and a keypad. Also provided on the PIC-
the capabilities of several of Microchip’s microcontrol- DEM-3 board is an LCD panel, with 4 commons and 12
lers. The microcontrollers supported are: PIC16C5X segments, that is capable of displaying time, tempera-
(PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, ture and day of the week. The PICDEM-3 provides an
PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and additional RS-232 interface and Windows 3.1 software
PIC17C44. All necessary hardware and software is for showing the demultiplexed LCD signals on a PC. A
included to run basic demo programs. The users can simple serial interface allows the user to construct a
program the sample microcontrollers provided with hardware demultiplexer for the LCD signals. PICDEM-
the PICDEM-1 board, on a PRO MATE II or 3 will be available in the 3rd quarter of 1996.
PICSTART-16B programmer, and easily test firm-
ware. The user can also connect the PICDEM-1 9.9 MPLAB Integrated Development
board to the PICMASTER emulator and download Environment Software
the firmware to the emulator for testing. Additional pro-
totype area is available for the user to build some addi- The MPLAB IDE Software brings an ease of software
tional hardware and connect it to the microcontroller development previously unseen in the 8-bit microcon-
socket(s). Some of the features include an RS-232 troller market. MPLAB is a windows based application
interface, a potentiometer for simulated analog input, which contains:
push-button switches and eight LEDs connected to • A full featured editor
PORTB. • Three operating modes
- editor
9.7 PICDEM-2 Low-Cost PIC16CXX - emulator
Demonstration Board - simulator
• A project manager
The PICDEM-2 is a simple demonstration board that
• Customizable tool bar and key mapping
supports the PIC16C62, PIC16C64, PIC16C65,
• A status bar with project information
PIC16C73 and PIC16C74 microcontrollers. All the
• Extensive on-line help
necessary hardware and software is included to
run the basic demonstration programs. The user MPLAB allows you to:
can program the sample microcontrollers provided • Edit your source files (either assembly or ‘C’)
with the PICDEM-2 board, on a PRO MATE II pro- • One touch assemble (or compile) and download
grammer or PICSTART-16C, and easily test firmware. to PIC16/17 tools (automatically updates all
The PICMASTER emulator may also be used with the project information)
PICDEM-2 board to test firmware. Additional prototype • Debug using:
area has been provided to the user for adding addi- - source files
tional hardware and connecting it to the microcontroller - absolute listing file
socket(s). Some of the features include a RS-232 inter- • Transfer data dynamically via DDE (soon to be
face, push-button switches, a potentiometer for simu- replaced by OLE)
lated analog input, a Serial EEPROM to demonstrate • Run up to four emulators on the same PC
usage of the I2C bus and separate headers for connec-
The ability to use MPLAB with Microchip’s simulator
tion to an LCD module and a keypad.
allows a consistent platform and the ability to easily
9.8 PICDEM-3 Low-Cost PIC16CXX switch from the low cost simulator to the full featured
Demonstration Board emulator with minimal retraining due to development
tools.
The PICDEM-3 is a simple demonstration board that
supports the PIC16C923 and PIC16C924 in the PLCC 9.10 Assembler (MPASM)
package. It will also support future 44-pin PLCC
The MPASM Universal Macro Assembler is a PC-
microcontrollers with a LCD Module. All the neces-
hosted symbolic assembler. It supports all microcon-
sary hardware and software is included to run the
troller series including the PIC16C5X, PIC16CXX, and
basic demonstration programs. The user can pro-
PIC17CXX families.
gram the sample microcontrollers provided with
the PICDEM-3 board, on a PRO MATE II program- MPASM offers full featured Macro capabilities, condi-
mer or PICSTART Plus with an adapter socket, and tional assembly, and several source and listing formats.
easily test firmware. The PICMASTER emulator may It generates various object code formats to support
also be used with the PICDEM-3 board to test firm- Microchip's development tools as well as third party
ware. Additional prototype area has been provided to programmers.
the user for adding hardware and connecting it to the
microcontroller socket(s). Some of the features

PIC12C5XX
MPASM allows full symbolic debugging from Both versions include Microchip’s fuzzyLAB demon-
the Microchip Universal Emulator System stration board for hands-on experience with fuzzy logic
(PICMASTER). systems implementation.
MPASM has the following features to assist in develop-
9.14 MP-DriveWay – Application Code
ing software for specific use applications.
Generator
• Provides translation of Assembler source code to
object code for all Microchip microcontrollers. MP-DriveWay is an easy-to-use Windows-based Appli-
• Macro assembly capability. cation Code Generator. With MP-DriveWay you can
visually configure all the peripherals in a PIC16/17
• Produces all the files (Object, Listing, Symbol,
device and, with a click of the mouse, generate all the
and special) required for symbolic debug with
initialization and many functional code modules in C
Microchip’s emulator systems.
language. The output is fully compatible with Micro-
• Supports Hex (default), Decimal and Octal chip’s MPLAB-C C compiler. The code produced is
source and listing formats. highly modular and allows easy integration of your own
MPASM provides a rich directive language to support code. MP-DriveWay is intelligent enough to maintain
programming of the PIC16/17. Directives are helpful in your code through subsequent code generation.
making the development of your assemble source
code shorter and more maintainable. 9.15 SEEVAL Evaluation and
Programming System
9.11 Software Simulator (MPLAB-SIM)
The SEEVAL SEEPROM Designer’s Kit supports all
The MPLAB-SIM Software Simulator allows code Microchip 2-wire and 3-wire Serial EEPROMs. The kit
development in a PC host environment. It allows the includes everything necessary to read, write, erase or
user to simulate the PIC16/17 series microcontrollers program special features of any Microchip SEEPROM
on an instruction level. On any given instruction, the product including Smart Serials and secure serials.
user may examine or modify any of the data areas or The Total Endurance Disk is included to aid in trade-
provide external stimulus to any of the pins. The input/ off analysis and reliability calculations. The total kit can
output radix can be set by the user and the execution significantly reduce time-to-market and result in an
can be performed in; single step, execute until break, optimized system.
or in a trace mode.
9.16 TrueGauge Intelligent Battery
MPLAB-SIM fully supports symbolic debugging using
MPLAB-C and MPASM. The Software Simulator offers Management
the low cost flexibility to develop and debug code out- The TrueGauge development tool supports system
side of the laboratory environment making it an excel- development with the MTA11200B TrueGauge Intelli-
lent multi-project software development tool. gent Battery Management IC. System design verifica-
tion can be accomplished before hardware prototypes
9.12 C Compiler (MPLAB-C)
are built. User interface is graphically-oriented and
The MPLAB-C Code Development System is a com- measured data can be saved in a file for exporting to
plete ‘C’ compiler and integrated development environ- Microsoft Excel.
ment for Microchip’s PIC16/17 family of
microcontrollers. The compiler provides powerful inte-
gration capabilities and ease of use not found with
other compilers.
For easier source level debugging, the compiler pro-
vides symbol information that is compatible with the
MPLAB IDE memory display (PICMASTER emulator
software versions 1.13 and later).
9.13 Fuzzy Logic Development System

(fuzzyTECH-MP)
fuzzyTECH-MP fuzzy logic development tool is avail-
able in two versions - a low cost introductory version,
MP Explorer, for designers to gain a comprehensive
working knowledge of fuzzy logic system design; and a
full-featured version, fuzzyTECH-MP, edition for imple-
menting more complex systems.

Product ** MPLAB MPLAB C MP-DriveWay fuzzyTECH-MP *** PICMASTER/ ICEPIC ****PRO MATE PICSTART Lite PICSTART Plus
Integrated Compiler Applications Explorer/Edition PICMASTER-CE Low-Cost II Universal Ultra Low-Cost Low-Cost
Development Code Fuzzy Logic In-Circuit In-Circuit Microchip Dev. Kit Universal
Environment Generator Dev. Tool Emulator Emulator Programmer Dev. Kit
PIC12C508, 509 SW007002 SW006005 — — EM167015/ — DV007003 — DV003001
TABLE 9-1:
EM167101
PIC14000 SW007002 SW006005 — — EM147001/ — DV007003 — DV003001
EM147101
PIC16C52, 54, 54A, SW007002 SW006005 SW006006 DV005001/ EM167015/ EM167201 DV007003 DV162003 DV003001
55, 56, 57, 58A DV005002 EM167101
PIC16C554, 556, 558 SW007002 SW006005 — DV005001/ EM167033/ —- DV007003 — DV003001
DV005002 EM167113

PIC16C61 SW007002 SW006005 SW006006 DV005001/ EM167021/ EM167205 DV007003 DV162003 DV003001
DV005002 N/A
PIC16C62, 62A, SW007002 SW006005 SW006006 DV005001/ EM167025/ EM167203 DV007003 DV162002 DV003001
64, 64A DV005002 EM167103
PIC16C620, 621, 622 SW007002 SW006005 SW006006 DV005001/ EM167023/ EM167202 DV007003 DV162003 DV003001
DV005002 EM167109
PIC16C63, 65, 65A, SW007002 SW006005 SW006006 DV005001/ EM167025/ EM167204 DV007003 DV162002 DV003001
73, 73A, 74, 74A DV005002 EM167103
PIC16C642, 662* SW007002 SW006005 — — EM167035/ —- DV007003 DV162002 DV003001
EM167105
DV005002 EM167105
PIC16C710, 711 SW007002 SW006005 SW006006 DV005001/ EM167027/ — DV007003 DV162003 DV003001
DV005002 EM167105
PIC16C72 SW007002 SW006005 SW006006 — EM167025/ — DV007003 DV162002 DV003001
EM167103
DEVELOPMENT TOOLS FROM MICROCHIP
PIC16F83 SW007002 SW006005 SW006006 DV005001/ EM167029/ — DV007003 DV162003 DV003001

DV005002 EM167107
Advance Information
DV005002 EM167107
PIC16F84 SW007002 SW006005 SW006006 DV005001/ EM167029/ — DV007003 DV162003 DV003001
DV005002 EM167107
PIC16C923, 924* SW007002 SW006005 SW006006 DV005001/ EM167031/ — DV007003 — DV003001
DV005002 EM167111
PIC17C42, SW007002 SW006005 SW006006 DV005001/ EM177007/ — DV007003 — DV003001
42A, 43, 44 DV005002 EM177107
*Contact Microchip Technology for availability date ***All PICMASTER and PICMASTER-CE ordering part numbers above include
**MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and PRO MATE II programmer
MPASM Assembler ****PRO MATE socket modules are ordered separately. See development systems
ordering guide for specific ordering part numbers
Product TRUEGAUGE Development Kit SEEVAL Designers Kit Hopping Code Security Programmer Kit Hopping Code Security Eval/Demo Kit
All 2 wire and 3 wire N/A DV243001 N/A N/A
Serial EEPROM's
MTA11200B DV114001 N/A N/A N/A
HCS200, 300, 301 * N/A N/A PG306001 DM303001
DS40139A-page 52
PIC12C5XX
PIC12C5XX
10.0 ELECTRICAL CHARACTERISTICS - PIC12C5XX
Absolute Maximum Ratings†
Ambient Temperature under bias ............................................................................................................. –40˚C to +85˚C
Storage Temperature.............................................................................................................................. –65˚C to +150˚C
Voltage on VDD with respect to VSS ................................................................................................................ 0 to +7.5 V
Voltage on MCLR with respect to VSS(2) .......................................................................................................... 0 to +14 V
Voltage on all other pins with respect to VSS ............................................................................... –0.6 V to (VDD + 0.6 V)
Total Power Dissipation(1) ................................................................................................................................... 700 mW
Max. Current out of VSS pin.................................................................................................................................. 200 mA
Max. Current into VDD pin .................................................................................................................................... 150 mA
Max. Current into VDD pin (Vclamp active)........................................................................................................... 100 mA
Input Clamp Current, IIK (VI < 0 or VI > VDD).....................................................................................................................±20 mA
Output Clamp Current, IOK (VO < 0 or VO > VDD).............................................................................................................±20 mA
Max. Output Current sunk by any I/O pin ............................................................................................................... 25 mA
Max. Output Current sourced by any I/O pin.......................................................................................................... 25 mA
Max. Output Current sourced by I/O port (PORTA).............................................................................................. 100 mA
Max. Output Current sourced by I/O port with VDD clamp active(PORTA)............................................................. 50 mA
Max. Output Current sunk by I/O port (PORTA ) .................................................................................................. 100 mA
Note 1: Power Dissipation is calculated as follows: PDIS = VDD x {IDD - ∑ IOH} + ∑ {(VDD-VOH) x IOH} + ∑(VOL x IOL)
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA may cause latch-up. Thus,
a series resistor of 50 to 100W should be used when applying a low level to the MCLR pin rather than pulling
this pin directly to Vss.
†NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.

PIC12C5XX
10.1 DC CHARACTERISTICS: PIC12508/509 (Commercial)
PIC12508/509 (Industrial)
Standard Operating Conditions (unless otherwise specified)

DC Characteristics
Operating Temperature 0°C ≤ TA ≤ +70°C (commercial)
Power Supply Pins
–40°C ≤ TA ≤ +85°C (industrial)
Characteristic Sym Min Typ(1) Max Units Conditions
Supply Voltage VDD 2.5 5.5 V FOSC = DC to 4 MHz

RAM Data Retention VDR 1.5* V Device in SLEEP mode
Voltage(2)
VDD Start Voltage to ensure VPOR VSS V See section on Power-on Reset for details
Power-on Reset
VDD Rise Rate to ensure SVDD 0.05* V/ms See section on Power-on Reset for details
Power-on Reset
Supply Current(3) IDD — 1.8 2.4 mA XT and EXTRC options (Note 4)
FOSC = 4 MHz, VDD = 5.5 V
— 1.8 2.4 mA INTRC Option
FOSC = 4 MHz, VDD = 5.5 V
— 15 27 µA LP OPTION, Commercial Temperature
FOSC = 32 kHz, VDD = 3.0 V, WDT disabled
— 19 35 µA LP OPTION, Industrial Temperature
FOSC = 32 kHz, VDD = 3.0 V, WDT disabled
Power-Down Current (5) IPD
WDT Enabled — 4 12 µA VDD = 3.0 V, Commercial
— 5 14 µA VDD = 3.0 V, Industrial
WDT Disabled — 0.25 4 µA VDD = 3.0 V, Commercial
— 0.3 5 µA VDD = 3.0 V, Industrial
* These parameters are characterized but not tested.
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guid-
ance only and is not tested.
2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus
loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on
the current consumption.
a) The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
b) For standby current measurements, the conditions are the same, except that
the device is in SLEEP mode.
4: Does not include current through Rext. The current through the resistor can be estimated by the
formula: IR = VDD/2Rext (mA) with Rext in kOhm.
5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is mea-
sured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

PIC12C5XX
10.2 DC CHARACTERISTICS: PIC12508/509 (Commercial)
PIC12508/509 (Industrial)
Standard Operating Conditions (unless otherwise specified)

DC Characteristics
All Pins Except
Power Supply Pins
Operating Voltage VDD range is described in Section 10.1.
Characteristic Sym Min Typ(1) Max Units Conditions

Input Low Voltage VIL
I/O ports VSS 0.2 VDD V Pin at hi-impedance
MCLR VSS 0.15 VDD V
OSC1 VSS 0.15 VDD V EXTRC option only(4)
OSC1 VSS 0.3 VDD V XT and LP options
Input High Voltage
I/O ports VIH 2.0 VDD V 4.0 V< VDD ≤ 5.5 V(5)
0.2VDD+1V VDD V Full VDD range(5)
MCLR (Schmitt Trigger) 0.85 VDD VDD V
OSC1 (Schmitt Trigger) 0.85 VDD VDD V EXTRC option only(4)
0.7 VDD VDD V XT and LP options
Input Leakage Current(2,3) IIL For VDD ≤ 5.5 V
I/O ports –1 0.5 +1 µA VSS ≤ VPIN ≤ VDD,
Pin at hi-impedance
MCLR 20 130 250 µA VPIN = VSS + 0.25 V(2)
0.5 +5 µA VPIN = VDD
OSC1 –3 0.5 +3 µA VSS ≤ VPIN ≤ VDD,
XT and LP options
Output Low Voltage
I/O ports Vol 0.6 V IOL = 8.7 mA, VDD = 4.5 V
(3,4)
Output High Voltage
I/O ports VOH VDD –0.7 V IOH = –5.4 mA, VDD = 4.5 V
Note 1: Data in the Typical (“Typ”) column is based on characterization results at 25°C. This data is for design guid-
ance only and is not tested.
2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified
levels represent normal operating conditions. Higher leakage current may be measured at different input
voltage.
3: Negative current is defined as coming out of the pin.
4: For PIC12C5XX devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the
PIC12C5XX be driven with external clock in RC mode.
5: The user may use the better of the two specifications.

PIC12C5XX
10.3 Timing Parameter Symbology and Load Conditions
The timing parameter symbols have been created following one of the following formats:
1. TppS2ppS
2. TppS
T
F Frequency T Time
Lowercase subscripts (pp) and their meanings:
pp
2 to mc MCLR
ck CLKOUT osc oscillator
cy cycle time os OSC1
drt device reset timer t0 T0CKI
io I/O port wdt watchdog timer
Uppercase letters and their meanings:
S
F Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
FIGURE 10-1: LOAD CONDITIONS - PIC12C5XX
Pin CL = 50 pF for all pins except OSC2

CL 15 pF for OSC2 in XT, HS or LP
modes when external clock
is used to drive OSC1
VSS

PIC12C5XX
10.4 Timing Diagrams and Specifications
FIGURE 10-2: EXTERNAL CLOCK TIMING - PIC12C5XX
Q4 Q1 Q2 Q3 Q4 Q1
OSC1
1 3 3
4 4
2
TABLE 10-1: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12C5XX
AC Characteristics Standard Operating Conditions (unless otherwise specified)

Operating Temperature 0°C ≤ TA ≤ +70°C (commercial),
–40°C ≤ TA ≤ +85°C (industrial),
Operating Voltage VDD range is described in Section 10.1
Parameter
No.
Sym Characteristic Min Typ(1) Max Units Conditions
FOSC External CLKIN Frequency(2) DC — 4 MHz EXTRC osc mode

DC — 4 MHz XT osc mode
DC — 200 kHz LP osc mode
Oscillator Frequency (2) DC — 4 MHz EXTRC osc mode
0.1 — 4 MHz XT osc mode
DC — 200 kHz LP osc mode
1 TOSC External CLKIN Period (2) 250 — — ns EXTRC osc mode
250 — — ns XT osc mode
5 — — ms LP osc mode
Oscillator Period(2) 250 — — ns EXTRC osc mode
250 — 10,000 ns XT osc mode
5 — — ms LP osc mode
2 Tcy Instruction Cycle Time(3) — 4/FOSC — —
3 TosL, TosH Clock in (OSC1) Low or High Time 50* — — ns XT oscillator
2* — — ms LP oscillator
4 TosR, TosF Clock in (OSC1) Rise or Fall Time — — 25* ns XT oscillator
— — 50* ns LP oscillator
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested.
2: All specified values are based on characterization data for that particular oscillator type under standard oper-
ating conditions with the device executing code. Exceeding these specified limits may result in an unstable
oscillator operation and/or higher than expected current consumption.
When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
3: Instruction cycle period (TCY) equals four times the input oscillator time base period.

PIC12C5XX
FIGURE 10-3: I/O TIMING - PIC12C5XX
Q4 Q1 Q2 Q3
OSC1
I/O Pin
(input)
17 19 18
I/O Pin Old Value New Value

(output)
20, 21
Note: All tests must be done with specified capacitive loads (see data sheet) 50 pF on I/O pins and CLKOUT.
TABLE 10-2: TIMING REQUIREMENTS - PIC12C5XX

Parameter
No. Sym Characteristic Min Typ(1) Max Units
17 TosH2ioV OSC1↑ (Q1 cycle) to Port out valid(3) — — 100* ns
18 TosH2ioI OSC1↑ (Q2 cycle) to Port input invalid TBD — — ns

(I/O in hold time)
19 TioV2osH Port input valid to OSC1↑ TBD — — ns
(I/O in setup time)
20 TioR Port output rise time(3) — 10 25** ns
21 TioF Port output fall time(3) — 10 25** ns

** These parameters are design targets and are not tested. No characterization data available at this time.
Note 1: Data in the Typical (“Typ”) column is at 5V, 25˚C unless otherwise stated. These parameters are for design
guidance only and are not tested.
2: Measurements are taken in EXTRC mode.
3: See Figure 10-1 for loading conditions.

PIC12C5XX
FIGURE 10-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC12C5XX
VDD
MCLR
30
Internal
POR
32 32
32
DRT
Timeout
(Note 2)
Internal
RESET
Watchdog
Timer
RESET
31
34 34
I/O pin
(Note 1)
Note 1: I/O pins must be taken out of hi-impedance mode by enabling the output drivers in software.
2: Runs in MCLR or WDT reset only in XT and LP modes.
TABLE 10-3: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC12C5XX

Parameter
No. Sym Characteristic Min Typ(1) Max Units Conditions
30 TmcL MCLR Pulse Width (low) 2000* — — ns VDD = 5 V

31 Twdt Watchdog Timer Time-out Period 9* 18* 30* ms VDD = 5 V (Commercial)
(No Prescaler)
32 TDRT Device Reset Timer Period(2) 9* 18* 30* ms VDD = 5 V (Commercial)
34 TioZ I/O Hi-impedance from MCLR Low — — 100* ns
Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design
guidance only and are not tested
2: DRT runs only on power-up and in normal execution in EXTRC and INTRC modes, and never runs in test
modes. (i.e. does not run on wake-up from sleep)

PIC12C5XX
FIGURE 10-5: TIMER0 CLOCK TIMINGS - PIC12C5XX
T0CKI
40 41
42
TABLE 10-4: TIMER0 CLOCK REQUIREMENTS - PIC12C5XX

Operating Voltage VDD range is described in Section 10.1.
Parameter
Sym Characteristic Min Typ(1) Max Units Conditions
No.
40 Tt0H T0CKI High Pulse Width - No Prescaler 0.5 TCY + 20* — — ns
- With Prescaler 10* — — ns
41 Tt0L T0CKI Low Pulse Width - No Prescaler 0.5 TCY + 20* — — ns
- With Prescaler 10* — — ns
42 Tt0P T0CKI Period 20 or TCY + 40* — — ns Whichever is greater.
N N = Prescale Value
(1, 2, 4,..., 256)
Note 1: Data in the Typical (“Typ”) column is at 5V, 25˚C unless otherwise stated. These parameters are for design guidance only
and are not tested.
TABLE 10-5: MCLR PULL-UP RESISTOR RANGES
VDD (Volts) Temperature (°C) Min Typ Max Units

2.5 -40 43* 66 100* kΩ
2.5 25 47* 74 111* kΩ
2.5 85 50* 79 119* kΩ
5.5 -40 25 36 48 kΩ
5.5 25 30* 42 56* kΩ
5.5 85 32 46 63 kΩ

PIC12C5XX
FIGURE 10-6: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. TEMPERATURE (VDD = 5.5V)
4.5
Frequency (MHz)
4.0
3.5
-40 25 85
Temperature (°C)
Note: Altering calibration value by 1 is approximately a 4ns change.
FIGURE 10-7: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. TEMPERATURE (VDD = 2.5V)
4.5
Frequency (MHz)
4.0 TYPICAL
3.5
-40 25 85
Temperature (°C)

PIC12C5XX
FIGURE 10-8: CALIBRATED INTERNAL RC FREQUENCY RANGE VS. VDD
AT TEMPERATURE = -40°C
4.5
Frequency (MHz)
4.0
3.5
2.5 3.5 4.5 5.5
VDD

AT TEMPERATURE = 25°C
4.5
Frequency (MHz)
4.0
3.5
2.5 3.5 4.5 5.5
VDD

PIC12C5XX
AT TEMPERATURE = 85°C
4.5
Frequency (MHz)
4.0
3.5
2.5 3.5 4.5 5.5
VDD

PIC12C5XX
NOTES:

PIC12C5XX
11.0 PACKAGING INFORMATION
11.1 Package Marking Information
8-Lead PDIP (300 mil) Example
TO BE DETERMINED
8-Lead SOIC (200 mil) Example
TO BE DETERMINED
Legend: MM...M Microchip part number information

XX...X Customer specific information*
AA Year code (last 2 digits of calendar year)
BB Week code (week of January 1 is week ‘01’)
C Facility code of the plant at which wafer is manufactured
C = Chandler, Arizona, U.S.A.,
S = Tempe, Arizona, U.S.A.
D Mask revision number
E Assembly code of the plant or country of origin in which
part was assembled
Note: In the event the full Microchip part number cannot be marked on one line,
it will be carried over to the next line thus limiting the number of available
characters for customer specific information.
* Standard OTP marking consists of Microchip part number, year code, week
code, facility code, mask rev#, and assembly code. For OTP marking
beyond this, certain price adders apply. Please check with your Microchip
Sales Office. For QTP devices, any special marking adders are included in
QTP price.

PIC12C5XX
11.2 8-Lead Plastic Dual In-line (300 mil)
α
E1 E C
eA
Pin No. 1
Indicator eB
Area
D
S S1
Base
Plane
Seating
Plane L
B1 A1 A2 A
B e1
D1
Package Group: Plastic Dual In-Line (PLA)

Millimeters Inches
Symbol Min Max Notes Min Max Notes
α 0° 10° 0° 10°
A – 4.064 – 0.160
A1 0.381 – 0.015 –
A2 3.048 3.810 0.120 0.150
B 0.355 0.559 0.014 0.022
B1 1.397 1.651 0.055 0.065
C 0.203 0.381 Typical 0.008 0.015 Typical
D 9.017 10.922 0.355 0.430
D1 7.620 7.620 Reference 0.300 0.300 Reference
E 7.620 8.255 0.300 0.325
E1 6.096 7.112 0.240 0.280
e1 2.489 2.591 Typical 0.098 0.102 Typical
eA 7.620 7.620 Reference 0.300 0.300 Reference
eB 7.874 9.906 0.310 0.390
L 3.048 3.556 0.120 0.140
N 8 8 8 8
S 0.889 – 0.035 –
S1 0.254 – 0.010 –

PIC12C5XX
11.3 8-Lead Plastic Surface Mount (SOIC - Medium, 200 mil Body)
e h x 45°
B
Index
Area α C
E H
Chamfer L
h x 45°
1 2 3
CP Base
Seating Plane
Plane
A1 A
Package Group: Plastic SOIC (SM)

Millimeters Inches
Symbol Min Max Notes Min Max Notes
α 0° 8° 0° 8°
A 1.778 2.00 0.070 0.079
A1 0.101 0.249 0.004 0.010
B 0.355 0.483 0.014 0.019
C 0.190 0.249 0.007 0.010
D 5.080 5.334 0.200 0.210
E 5.156 5.411 0.203 0.213
e 1.270 1.270 Reference 0.050 0.050 Reference
H* 7.670 8.103 0.302 0.319
h 0.381 0.762 0.015 0.030
L 0.508 1.016 0.020 0.040
N 14 14 14 14
CP – 0.102 – 0.004

PIC12C5XX
NOTES:

TABLE A-1:

s )
) rd
Hz wo s)
(M 4 l e( T)
n R g
PIC14XXX DEVICES
io (x1 odu in
r at y M SA m
pe or M , U m
O 2C ) a
of
em s) W r ts gr
y M te /P I/I rt rte els s V ol ro ip
c m y ) r e P o e ( P
en ra (b (s p a (S P n v nn r ce e a l s et -ch
u g y e ) v e o a g r i e n
eq o or ul om t(s la C Ch ou an R O
Fr Pr od /C or R Se ut al s s
m M em M e P e lS A /D s)
e p tS s
e u it - o
u O M r u r a l l l e - r r u i n g r c n t i on ure a ge
im R ta e pt ri ra r P lt a i di at
ax m -C ow ck
M EP Da Ti Ca Se Pa
op gh Inte
Sl (hi I/O Vo In Br Ad Fe Pa
Internal Oscillator,
Bandgap Reference,
APPENDIX A:PIC16/17 MICROCONTROLLERS
Temperature Sensor,
Calibration Factors,
TMR0 I2C/ 28-pin DIP, SOIC, SSOP
PIC14000 20 4K 192 — — 14 11 22 2.7-6.0 Yes — Low Voltage Detector,
ADTMR SMD (.300 mil)
Advance Information
SLEEP, HIBERNATE,
Comparators with
Programmable References
(2)
DS40139A-page 69
PIC12C5XX
TABLE A-2:
DS40139A-page 70
PIC12C5XX
)
Hz
( M
n
tio
s) y
ra
rd or
e
o
p
w em
s)
te
fO
12 M
s
o
og
)
r
(x ram
(b
on
cy
lts
ti
y
o
en
uc
or
)
(V
tr
qu
(s
e
em
e
ns
le
I
M
ng
s
Fr
of
ta
od
ge
Ra
r
PIC16C5X FAMILY OF DEVICES
um
M
M
ns
Da
be
ge
ck
im
Pi
er
M
m
RO
lta
ax
m
Pa
AM
Nu
EP
RO
M
I/O
Ti
R
PIC16C52 4 384 — 25 TMR0 12 Vo
2.5-6.25 33 18-pin DIP, SOIC
PIC16C54 20 512 — 25 TMR0 12 2.5-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A 20 512 — 25 TMR0 12 2.0-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
Advance Information
PIC16CR54A 20 — 512 25 TMR0 12 2.0-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16C55 20 512 — 24 TMR0 20 2.5-6.25 33 28-pin DIP, SOIC, SSOP
PIC16C56 20 1K — 25 TMR0 12 2.5-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16C57 20 2K — 72 TMR0 20 2.5-6.25 33 28-pin DIP, SOIC, SSOP
PIC16CR57B 20 — 2K 72 TMR0 20 2.5-6.25 33 28-pin DIP, SOIC, SSOP
PIC16C58A 20 2K — 73 TMR0 12 2.0-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A 20 — 2K 73 TMR0 12 2.5-6.25 33 18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

TABLE A-3:

)
Hz y
(M or
n em s)
tio M rd ge
ra m o
pe ta )
f O g ra 4 w ) V ol
o o x1 s e olts
y Pr ( te (V
e nc ( by s) nc es et
u y l e( s ) e re u rc ge es
e q o r u r ( f R
Fr to Re So an t s
em od ra pt R ou ge
um M M r M a n al r u ns ge n-
im R O t a e p e r e r Pi tl a w c ka
a x a m m t t o
M EP D Ti Co In In I/O Vo Br Pa
PIC16CXXX FAMILY OF DEVICES
PIC16C554 20 512 80 TMR0 — — 3 13 2.5-6.0 — 18-pin DIP, SOIC; 20-pin SSOP

PIC16C556 20 1K 80 TMR0 — — 3 13 2.5-6.0 — 18-pin DIP, SOIC; 20-pin SSOP
PIC16C558 20 2K 128 TMR0 — — 3 13 2.5-6.0 — 18-pin DIP, SOIC; 20-pin SSOP
PIC16C620 20 512 80 TMR0 2 Yes 4 13 2.5-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP
Advance Information
PIC16C621 20 1K 80 TMR0 2 Yes 4 13 2.5-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP
PIC16C622 20 2K 128 TMR0 2 Yes 4 13 2.5-6.0 Yes 18-pin DIP, SOIC; 20-pin SSOP
All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O
current capability.
All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7.
DS40139A-page 71
PIC12C5XX
TABLE A-4:
H z) y s) (
(M or le T)
on e m )
s o du g
DS40139A-page 72
t i M d AR in
r a o r M S m
p e m
a w M , U ) m
O gr 4 ) W 2C
a
of
ts gr
y ro (x1 t es e /P I /I r t V ol ro
nc
P y ) r P o e s ( l P et
(b (s pa S P rc
q ue r y le m s )( v e u n ge eria es
e o u o la a R
Fr od /C rt( So R tS ut es
PIC12C5XX
M em M re Po e lS e ui -o
um O M r t u a l l l r u pt ins
a g i r c n k ag
i m R M t a e p r i r a r P l t C o w c
ax m te -
M EP RO Da Ti Ca Se Pa In I/O Vo In Br Pa
PIC16C62 20 2K — 128 TMR0, 1 SPI/I2C — 7 22 2.5-6.0 Yes — 28-pin SDIP, SOIC, SSOP
TMR1, TMR2
PIC16C62A(1) 20 2K — 128 TMR0, 1 SPI/I2C — 7 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, SSOP
TMR1, TMR2
PIC16CR62(1) 20 — 2K 128 TMR0, 1 SPI/I2C — 7 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, SSOP
TMR1, TMR2
PIC16C63 20 4K — 192 TMR0, 2 SPI/I2C, — 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC
TMR1, TMR2 USART
PIC16CR63(1) 20 — 4K 192 TMR0, 2 SPI/I2C, — 10 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC
TMR1, TMR2 USART
PIC16C64 20 2K — 128 TMR0, 1 SPI/I2C Yes 8 33 2.5-6.0 Yes — 40-pin DIP;
TMR1, TMR2 44-pin PLCC, MQFP
PIC16C64A(1) 20 2K — 128 TMR0, 1 SPI/I2C Yes 8 33 2.5-6.0 Yes Yes 40-pin DIP;
Advance Information
TMR1, TMR2 44-pin PLCC, MQFP, TQFP
PIC16CR64(1) 20 — 2K 128 TMR0, 1 SPI/I2C Yes 8 33 2.5-6.0 Yes Yes 40-pin DIP;
TMR1, TMR2 44-pin PLCC, MQFP, TQFP
PIC16C65 20 4K — 192 TMR0, 2 SPI/I2C, Yes 11 33 2.5-6.0 Yes — 40-pin DIP;
TMR1, TMR2 USART 44-pin PLCC, MQFP
PIC16C65A(1) 20 4K — 192 TMR0, 2 SPI/I2C, Yes 11 33 2.5-6.0 Yes Yes 40-pin DIP;
TMR1, TMR2 USART 44-pin PLCC, MQFP, TQFP
PIC16CR65(1) 20 — 4K 192 TMR0, 2 SPI/I2C, Yes 11 33 2.5-6.0 Yes Yes 40-pin DIP;
All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.
All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7.
Note 1: Please contact your local sales office for availability of these devices.

TABLE A-5:

) s)
Hz rd s)
(M wo e( T) ls
n ul R ne g
a tio 14 od SA n in
er (x M U ha m

p y , m
O or M 2C C ) a
of em s) W it) ts gr
y M te rt -b s V ol ro
c y ) r e /P PI/I
S o ( 8 ( P
en am (b (s P ce l et
qu gr r y le m
pa s) ( v e r t er ur n ge ria es
e o o u o t ( la o a e R
Fr Pr od /C or ve R tS ut es
M em M lS tS s
n e ui -o
um O M r u re al P l le C on rup
r i g r c n k ag
i m R ta e pt r i ra P lt a i c
ax EP m D te -C ow
M Da Ti Ca Se Pa A/ In I/O Vo In Br Pa
PIC16C710 20 512 36 TMR0 — — — 4 4 13 2.5-6.0 Yes Yes 18-pin DIP, SOIC;
20-pin SSOP
PIC16C71 20 1K 36 TMR0 — — — 4 4 13 2.5-6.0 Yes — 18-pin DIP, SOIC
PIC16C711 20 1K 68 TMR0 — — — 4 4 13 2.5-6.0 Yes Yes 18-pin DIP, SOIC;

20-pin SSOP
PIC16C72 20 2K 128 TMR0, 1 SPI/I2C — 5 8 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC, SSOP
TMR1, TMR2
PIC16C73 20 4K 192 TMR0, 2 SPI/I2C, — 5 11 22 2.5-6.0 Yes — 28-pin SDIP, SOIC
TMR1, TMR2 USART
Advance Information
PIC16C73A(1) 20 4K 192 TMR0, 2 SPI/I2C, — 5 11 22 2.5-6.0 Yes Yes 28-pin SDIP, SOIC
TMR1, TMR2 USART
PIC16C74 20 4K 192 TMR0, 2 SPI/I2C, Yes 8 12 33 2.5-6.0 Yes — 40-pin DIP;
TMR1, TMR2 USART 44-pin PLCC, MQFP
PIC16C74A(1) 20 4K 192 TMR0, 2 SPI/I2C, Yes 8 12 33 2.5-6.0 Yes Yes 40-pin DIP;
All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current
capability.
All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7.
DS40139A-page 73
PIC12C5XX
TABLE A-6:
DS40139A-page 74
PIC12C5XX

)
Hz y
(M or
n
tio em
ra M
pe am s) )
ofO r s) te lts
og e y o
n cy Pr yt (b s) s (V
ue
(b M e( ce ge
q y O l ur
re or du So an
F M em PR o R es
um O M EE M pt ins ge
ag
h
M ta ta er r ru P t a k
xim PR l c
as
a m te
Fl
M EE RO Da Da Ti In I/O Vo Pa
PIC16C84 10 — 1K — 36 64 TMR0 4 13 2.0-6.0 18-pin DIP, SOIC
PIC16F84(1) 10 1K — — 68 64 TMR0 4 13 2.0-6.0 18-pin DIP, SOIC
PIC16CR84(1) 10 — — 1K 68 64 TMR0 4 13 2.0-6.0 18-pin DIP, SOIC
PIC16F83(1) 10 512 — — 36 64 TMR0 4 13 2.0-6.0 18-pin DIP, SOIC
Advance Information
PIC16CR83(1) 10 — — 512 36 64 TMR0 4 13 2.0-6.0 18-pin DIP, SOIC
All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and
high I/O current capability.
All PIC16C8X family devices use serial programming with clock pin RB6 and data pin RB7.

TABLE A-7:

) )
Hz ory (s
(M e T) ls
n em ul R ne g
io M od n in
at M SA m
p er am ,U ha m
O r ) M 2 C C ) ra
of og PW /I t t) lts
y Pr tes / I r -bi o r og
nc by s) re SP Po (8 es (V lP t
ue ( e( r rc e ia se
eq o ry ul m
pa s) (
t ( a ve rte le ou a ng er Re
F r d o r l v e u S s S t s
em o /C o S od n R t u ge
M M el on e ui -o
PIC16C9XX FAMILY OF DEVICES
um O M r u re al P l l C M r u pt ins
t Pi g r c n k a
im R ta e pt ri ra D r P lta i c
ax m D te pu -C ow
M EP Da Ti Ca Se Pa A/ LC In I/O In Vo In Br Pa
PIC16C923 8 4K 176 TMR0, 1 SPI/I2C — — 4 Com 8 25 27 3.0-6.0 Yes — 64-pin SDIP(1), TQFP,
TMR1, TMR2 32 Seg 68-pin PLCC, DIE
PIC16C924 8 4K 176 TMR0, 1 SPI/I2C — 5 4 Com 9 25 27 3.0-6.0 Yes —
64-pin SDIP(1), TQFP,
TMR1, TMR2 32 Seg
Advance Information
68-pin PLCC, DIE
All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.
All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7.
Note 1: Please contact your local Microchip representative for availability of this package.
DS40139A-page 75
PIC12C5XX
TABLE A-8:
DS40139A-page 76
)
PIC12C5XX
ds
Hz
or
(M
(W
n
y
io
)
or
rat
es
t
em
pe
M
)
by
T)
O
(
ns
R
ts
of
y
io
am
s
t
r
ol
y
ly
or
SA
c
pt
og
es
uc
(V
U
tip
en
tr
(s
ru
rc
Pr
e
em
r
u
ul
)(
u
le
ns
M
s
te
I
eq
ng
u
M
So
In
rt(
Fr
ta
of
od
re
o
Ra
es
M
r
pt
a
al
Da
um
ns
lP
s
ag
ru
ge
M
be
RO
k
dw
im
er
Pi
er
ia
M s
r
p
lta
te
AM
m
xt
ax
RO
ac
er
EP
um
a
W
In
Ha
E
M
I/O
P
Ti
N
C
P tur
Vo
PIC17C42 25 2K — 232 TMR0,TMR1, 2 2 Yes — Yes 11 33 4.5-5.5 55 40-pin DIP;

PIC17CXX FAMILY OF DEVICES
TMR2,TMR3 44-pin PLCC, MQFP

PIC17C42A 25 2K — 232 TMR0,TMR1, 2 2 Yes Yes Yes 11 33 2.5-5.5 58 40-pin DIP;
PIC17CR42 25 — 2K 232 TMR0,TMR1, 2 2 Yes Yes Yes 11 33 2.5-5.5 58 40-pin DIP;
Advance Information
PIC17C43 25 4K — 454 TMR0,TMR1, 2 2 Yes Yes Yes 11 33 2.5-6.0 58 40-pin DIP;
TMR2,TMR3 44-pin PLCC, TQFP, MQFP
PIC17CR43 25 — 4K 454 TMR0,TMR1, 2 2 Yes Yes Yes 11 33 2.5-6.0 58 40-pin DIP;
PIC17C44 25 8K 454 TMR0,TMR1, 2 2 Yes Yes Yes 11 33 2.5-6.0 58 40-pin DIP;
All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

PIC12C5XX
PIN COMPATIBILITY
Devices that have the same package type and VDD,
VSS and MCLR pin locations are said to be pin
compatible. This allows these different devices to
operate in the same socket. Compatible devices may
only requires minor software modification to allow
proper operation in the application socket
(ex., PIC16C56 and PIC16C61 devices). Not all
devices in the same package size are pin compatible;
for example, the PIC16C62 is compatible with the
PIC16C63, but not the PIC16C55.
Pin compatibility does not mean that the devices offer
the same features. As an example, the PIC16C54 is
pin compatible with the PIC16C71, but does not have
an A/D converter, weak pull-ups on PORTB, or
interrupts.
TABLE A-9: PIN COMPATIBLE DEVICES
Pin Compatible Devices Package
PIC12C508, PIC12C509 8-pin
PIC16C54, PIC16C54A, 18-pin

PIC16CR54A, (20-pin)
PIC16C56,
PIC16C58A, PIC16CR58A,
PIC16C61,
PIC16C554, PIC16C556, PIC16C558
PIC16C620, PIC16C621, PIC16C622,
PIC16C710, PIC16C71, PIC16C711,
PIC16C83, PIC16CR83,
PIC16C84, PIC16C84A, PIC16CR84
PIC16C55, 28-pin
PIC16C57, PIC16CR57B
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, 28-pin

PIC16C72, PIC16C73, PIC16C73A
PIC16C64, PIC16CR64, PIC16C64A, 40-pin

PIC16C65, PIC16C65A,
PIC16C74, PIC16C74A
PIC17C42, PIC17C43, PIC17C44 40-pin

PIC12C5XX
NOTES:

PIC12C5XX
INDEX RC .............................................................................. 26
XT ............................................................................... 26
A
ALU ...................................................................................... 7
P
Package Marking Information............................................. 65
Applications.......................................................................... 3
Packaging Information........................................................ 65
Architectural Overview ......................................................... 7
PC....................................................................................... 16
Assembler .......................................................................... 50
PICDEM-1 Low-Cost PIC16/17 Demo Board ............... 49, 50
B PICDEM-2 Low-Cost PIC16CXX Demo Board............. 49, 50
Block Diagram PICDEM-3 Low-Cost PIC16C9XXX Demo Board .............. 50
On-Chip Reset Circuit ................................................ 30 PICMASTER RT In-Circuit Emulator ............................... 49
Timer0........................................................................ 21 PICSTART Low-Cost Development System.................... 49
TMR0/WDT Prescaler................................................ 24 Pin Compatible Devices ..................................................... 77
Watchdog Timer......................................................... 33 POR
Brown-Out Protection Circuit ............................................. 34 Device Reset Timer (DRT) ................................... 25, 32
C PD............................................................................... 34
C Compiler (MP-C) ............................................................ 51 Power-On Reset (POR).............................................. 25
Carry .................................................................................... 7 TO............................................................................... 34
Clocking Scheme ............................................................... 10 PORTA ............................................................................... 19
Code Protection ........................................................... 25, 35 Power-Down Mode ............................................................. 35
Configuration Bits............................................................... 25 Prescaler ............................................................................ 24
Configuration Word PRO MATE Universal Programmer ................................. 49
PIC16C54A/CR57A/C58A ......................................... 25 Program Counter ................................................................ 16
D Q
Development Support ........................................................ 49 Q cycles.............................................................................. 10
Development Tools ............................................................ 49 R
Device Varieties ................................................................... 5 RC Oscillator ...................................................................... 27
Digit Carry ............................................................................ 7 Read Modify Write .............................................................. 20
F Register File Map
Family of Devices PIC16C54A/CR54A/CR54B/CR56 ............................. 12
PIC14XXX.................................................................. 69 PIC16C58A/CR58A/CR58B ....................................... 12
PIC16C5X .................................................................. 70 Registers
PIC16C62X ................................................................ 71 Special Function ......................................................... 13
PIC16C7X .................................................................. 73 Reset .................................................................................. 25
PIC16C8X .................................................................. 74 Reset on Brown-Out ........................................................... 34
Features............................................................................... 1 S
FSR.................................................................................... 17
SLEEP .......................................................................... 25, 35
Fuzzy Logic Dev. System (fuzzyTECH-MP) .............. 49, 51
Software Simulator (MPSIM) .............................................. 51
I Special Features of the CPU .............................................. 25
I/O Interfacing .................................................................... 19 Special Function Registers................................................. 13
I/O Ports............................................................................. 19 Stack................................................................................... 16
I/O Programming Considerations....................................... 20 STATUS ............................................................................... 7
ID Locations ................................................................. 25, 35 STATUS Register ............................................................... 14
INDF................................................................................... 17 T
Indirect Data Addressing.................................................... 17 Timer0
Instruction Cycle ................................................................ 10 Switching Prescaler Assignment ................................ 24
Instruction Flow/Pipelining ................................................. 10 Timer0 ........................................................................ 21
Instruction Set Summary.................................................... 38 Timer0 (TMR0) Module .............................................. 21
L TMR0 with External Clock .......................................... 23
Loading of PC .................................................................... 16 Timing Diagrams and Specifications .................................. 57
M Timing Parameter Symbology and Load Conditions .......... 56
Memory Organization......................................................... 11 TRIS Registers ................................................................... 19
Data Memory ............................................................. 12 W
Program Memory ....................................................... 11 Wake-up from SLEEP ........................................................ 35
MPASM Assembler...................................................... 49, 50 Watchdog Timer (WDT)................................................ 25, 32
MP-C C Compiler ............................................................... 51 Period ......................................................................... 33
MPSIM Software Simulator.......................................... 49, 51 Programming Considerations ..................................... 33
O Z
One-Time-Programmable (OTP) Devices............................ 5 Zero bit ................................................................................. 7
OPTION Register............................................................... 15
OSC Selection ................................................................... 25
Oscillator Configurations.................................................... 26
Oscillator Types
HS .............................................................................. 26
LP............................................................................... 26

PIC12C5XX
LIST OF EXAMPLES Figure 10-7: Calibrated Internal RC Frequency Range
vs. Temperature (VDD = 2.5V)................... 61
Example 3-1: Instruction Pipeline Flow ............................ 10
Figure 10-8: Calibrated Internal RC Frequency Range
Example 4-1: Indirect Addressing .................................... 17
vs. VDD at Temperature = -40°C ............... 62
Example 4-2: How To Clear RAM Using Indirect
Addressing................................................. 17
vs. VDD at Temperature = 25°C................. 62
Example 5-1: Read-Modify-Write Instructions on an
I/O Port ...................................................... 20
vs. VDD at Temperature = 85°C................ 63
Example 6-1: Changing Prescaler (Timer0→WDT .........) 24
Example 6-2: Changing Prescaler (WDT→Timer0 .........) 24
LIST OF TABLES
LIST OF FIGURES Table 1-1: PIC12C5XX Family of Devices.................... 4
Table 3-1: PIC12C5XX Pinout Description................... 9
Figure 3-1: PIC12C5XX Block Diagram ......................... 8
Table 4-1: Special Function Register Summary ......... 13
Figure 3-2: Clock/Instruction Cycle .............................. 10
Table 5-1: Summary of Port Registers ....................... 19
Figure 4-1: Program Memory Map and Stack for the
Table 6-1: Registers Associated With Timer0 ............ 22
PIC12C5XX ............................................... 11
Table 7-1: Capacitor Selection For Ceramic
Figure 4-2: PIC12C508 Register File Map ................... 12
Resonators - PIC12C5XX ......................... 26
Figure 4-3: PIC12C509 Register File Map ................... 12
Table 7-2: Capacitor Selection For Crystal
Figure 4-4: STATUS Register (Address:03h)............... 14
Oscillator - PIC12C5XX............................. 26
Figure 4-5: OPTION Register....................................... 15
Table 7-3: Reset Conditions For Registers ................ 28
Figure 4-6: Loading of PC Branch Instructions -
Table 7-4: Reset Condition For Special Registers ..... 29
PIC12C508/C509....................................... 16
Table 7-5: Summary of Registers Associated with
Figure 4-7: Direct/Indirect Addressing.......................... 17
the Watchdog Timer .................................. 33
Figure 5-1: Equivalent Circuit for a Single I/O Pin........ 19
Table 7-6: TO/PD/GPWUF Status After Reset........... 34
Figure 5-2: Successive I/O Operation .......................... 20
Table 7-7: Events Affecting TO/PD Status Bits .......... 34
Figure 6-1: Timer0 Block Diagram ............................... 21
Table 8-1: OPCODE Field Descriptions ..................... 37
Figure 6-2: Timer0 Timing: Internal Clock/
Table 8-2: Instruction Set Summary ........................... 38
No Prescale ............................................... 22
Table 9-1: Development Tools From Microchip.......... 52
Figure 6-3: Timer0 Timing: Internal Clock/
Table 10-1: External Clock Timing Requirements -
Prescale 1:2............................................... 22
PIC12C5XX ............................................... 57
Figure 6-4: Timer0 Timing With External Clock ........... 23
Table 10-2: Timing Requirements - PIC12C5XX.......... 58
Figure 6-5: Block Diagram of the Timer0/
Table 10-3: Reset, Watchdog Timer, and Device
WDT Prescaler .......................................... 24
Reset Timer - PIC12C5XX ........................ 59
Figure 7-1: Configuration Word for PIC12C508 or
Table 10-4: Timer0 Clock Requirements -
PIC12C509 ................................................ 25
PIC12C5XX ............................................... 60
Figure 7-2: Crystal Operation (or Ceramic Resonator)
Table 10-5: MCLR Pull-up Resistor Ranges ................ 60
(XT or LP OSC Configuration) ................... 26
Figure 7-3: External Clock Input Operation
(XT or LP OSC Configuration) ................... 26
Figure 7-4: External Parallel Resonant Crystal
Oscillator Circuit......................................... 27
Figure 7-5: External Series Resonant Crystal
Oscillator Circuit ......................................... 27
Figure 7-6: RC Oscillator Mode.................................... 28
Figure 7-7: MCLR Select.............................................. 29
Figure 7-8: Simplified Block Diagram of
On-Chip Reset Circuit................................ 30
Figure 7-9: Time-Out Sequence on Power-Up
(MCLR Pulled Low).................................... 31
(MCLR Tied to Vdd): Fast Vdd Rise Time . 31
(MCLR Tied to VDD): Slow Vdd Rise Time 31
Figure 7-12: Watchdog Timer Block Diagram ................ 33
Figure 7-13: Brown-Out Protection Circuit 1 .................. 34
Figure 7-14: Brown-Out Protection Circuit 2 .................. 34
Figure 7-15: Typical In-Circuit Serial Programming
Connection................................................. 36
Figure 8-1: General Format for Instructions ................. 37
Figure 10-1: Load Conditions - PIC12C5XX .................. 56
Figure 10-2: External Clock Timing - PIC12C5XX ......... 57
Figure 10-3: I/O Timing - PIC12C5XX........................... 58
Figure 10-4: Reset, Watchdog Timer, and Device
Reset Timer Timing - PIC12C5XX ............. 59
Figure 10-5: Timer0 Clock Timings - PIC12C5XX ......... 60
Figure 10-6: Calibrated Internal RC Frequency
Range vs. Temperature (VDD = 5.5V)........ 61

PIC12C5XX
ON-LINE SUPPORT The procedure to connect will vary slightly from country
to country. Please check with your local CompuServe
Microchip provides two methods of on-line support. agent for details if you have a problem. CompuServe
These are the Microchip BBS and the Microchip World service allow multiple users various baud rates
Wide Web (WWW) site. depending on the local point of access.
Use Microchip's Bulletin Board Service (BBS) to get The following connect procedure applies in most loca-
current information and help about Microchip products. tions.
Microchip provides the BBS communication channel
for you to use in extending your technical staff with 1. Set your modem to 8-bit, No parity, and One stop
microcontroller and memory experts. (8N1). This is not the normal CompuServe setting
which is 7E1.
To provide you with the most responsive service possi-
2. Dial your local CompuServe access number.
ble, the Microchip systems team monitors the BBS,
posts the latest component data and software tool 3. Depress the <Enter> key and a garbage string will
updates, provides technical help and embedded sys- appear because CompuServe is expecting a 7E1
tems insights, and discusses how Microchip products setting.
provide project solutions. 4. Type +, depress the <Enter> key and “Host Name:”
will appear.
The web site, like the BBS, is used by Microchip as a
means to make files and information easily available to 5. Type MCHIPBBS, depress the <Enter> key and you
customers. To view the site, the user must have access will be connected to the Microchip BBS.
to the Internet and a web browser, such as Netscape or In the United States, to find the CompuServe phone
Microsoft Explorer. Files are also available for FTP number closest to you, set your modem to 7E1 and dial
download from our FTP site. (800) 848-4480 for 300-2400 baud or (800) 331-7166
Connecting to the Microchip Internet Web Site for 9600-14400 baud connection. After the system
responds with “Host Name:”, type NETWORK, depress
The Microchip web site is available by using your the <Enter> key and follow CompuServe's directions.
favorite Internet browser to attach to:
www.microchip.com For voice information (or calling from overseas), you
may call (614) 723-1550 for your local CompuServe
The file transfer site is available by using an FTP ser- number.
vice to connect to:
ftp.mchip.com/biz/mchip Microchip regularly uses the Microchip BBS to distribute
technical information, application notes, source code,
The web site and file transfer site provide a variety of
errata sheets, bug reports, and interim patches for
services. Users may download files for the latest
Microchip systems software products. For each SIG, a
Development Tools, Data Sheets, Application Notes,
moderator monitors, scans, and approves or disap-
User's Guides, Articles and Sample Programs. A vari-
proves files submitted to the SIG. No executable files
ety of Microchip specific business information is also
are accepted from the user community in general to
available, including listings of Microchip sales offices,
limit the spread of computer viruses.
distributors and factory representatives. Other data
available for consideration is: Systems Information and Upgrade Hot Line
• Latest Microchip Press Releases The Systems Information and Upgrade Line provides
• Technical Support Section with Frequently Asked system users a listing of the latest versions of all of
Questions Microchip's development systems software products.
• Design Tips Plus, this line provides information on how customers
can receive any currently available upgrade kits.The
• Device Errata
Hot Line Numbers are:
• Job Postings
• Microchip Consultant Program Member Listing 1-800-755-2345 for U.S. and most of Canada, and
• Links to other useful web sites related to 1-602-786-7302 for the rest of the world.
Microchip Products
Connecting to the Microchip BBS
Trademarks: The Microchip name, logo, PIC, PICSTART,
Connect worldwide to the Microchip BBS using either PICMASTER, and are registered trademarks of Microchip
the Internet or the CompuServe communications net- Technology Incorporated in the U.S.A. and other coun-
work. tries. FlexROM, MPLAB, PRO MATE, and fuzzyLAB, are
trademarks and SQTP is a service mark of Microchip in
Internet: the U.S.A.
You can telnet or ftp to the Microchip BBS at the fuzzyTECH is a registered trademark of Inform Software
address: Corporation. IBM, IBM PC-AT are registered trademarks
mchipbbs.microchip.com of International Business Machines Corp. Pentium is a
trademark of Intel Corporation. Windows is a trademark
CompuServe Communications Network: and MS-DOS, Microsoft Windows are registered trade-
When using the BBS via the Compuserve Network, marks of Microsoft Corporation. CompuServe is a regis-
in most cases, a local call is your only expense. tered trademark of CompuServe Incorporated.
The Microchip BBS connection does not use CompuServe All other trademarks mentioned herein are the property of
membership services, therefore you do not need their respective companies.
CompuServe membership to join Microchip's BBS.
There is no charge for connecting to the Microchip BBS.

PIC12C5XX
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product.
If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can
better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.
Please list the following information, and use this outline to provide us with your comments about this Data Sheet.
To: Technical Publications Manager Total Pages Sent

RE: Reader Response
From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________ FAX: (______) _________ - _________
Application (optional):
Would you like a reply? Y N
Device: PIC12C5XX Literature Number: DS40139A
Questions:
1. What are the best features of this document?
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this data sheet easy to follow? If not, why?
4. What additions to the data sheet do you think would enhance the structure and subject?
5. What deletions from the data sheet could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?
8. How would you improve our software, systems, and silicon products?

PIC12C5XX
PIC12C5XX PRODUCT IDENTIFICATION SYSTEM
PART NO. -XX X /XX XXX Examples
Pattern: Special Requirements a) PIC12C508-04/P
Commercial Temp.,
Package: SM = 200 mil SOIC PDIP Package, 4 MHz,
P = 300 mil PDIP normal VDD limits
b) PIC12C508-04I/SM
Industrial Temp., SOIC
Temperature - = 0°C to +70°C package, 4 MHz, normal
Range: I = -40°C to +85°C
VDD limits
Frequency 04 = 4 MHz c) PIC12C509-04I/P
Industrial Temp.,
Range:
PDIP package, 4 MHz,
normal VDD limits
Device PIC12C508
PIC12C509
PIC12C508T (Tape & reel for SOIC only)
PIC12C509T (Tape & reel for SOIC only)
Please contact your local sales office for exact ordering procedures.
Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and
recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
1. Your local Microchip sales office (see below)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip’s Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.
For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

WORLDWIDE SALES & SERVICE
AMERICAS AMERICAS (continued) EUROPE
Corporate Office New York United Kingdom
Microchip Technology Inc. Microchip Technology Inc. Arizona Microchip Technology Ltd.
2355 West Chandler Blvd. 150 Motor Parkway, Suite 416 Unit 6, The Courtyard
Chandler, AZ 85224-6199 Hauppauge, NY 11788 Meadow Bank, Furlong Road
Tel: 602 786-7200 Fax: 602 786-7277 Tel: 516 273-5305 Fax: 516 273-5335 Bourne End, Buckinghamshire SL8 5AJ
Technical Support: 602 786-7627 San Jose Tel: 44 1 628 850303 Fax: 44 1 628 850178
Web: http://www.microchip.com/ Microchip Technology Inc.
France
2107 North First Street, Suite 590
Atlanta Arizona Microchip Technology SARL
San Jose, CA 95131
Microchip Technology Inc. Tel: 408 436-7950 Fax: 408 436-7955 Zone Industrielle de la Bonde
500 Sugar Mill Road, Suite 200B 2 Rue du Buisson aux Fraises
Atlanta, GA 30350 Toronto 91300 Massy - France
Tel: 770 640-0034 Fax: 770 640-0307 Microchip Technology Inc. Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79
5925 Airport Road, Suite 200
Boston Mississauga, Ontario L4V 1W1, Canada Germany
Microchip Technology Inc. Tel: 905 405-6279 Fax: 905 405-6253 Arizona Microchip Technology GmbH
5 Mount Royal Avenue Gustav-Heinemann-Ring 125
Marlborough, MA 01752 ASIA/PACIFIC D-81739 Muenchen, Germany
Tel: 508 480-9990 Fax: 508 480-8575 Tel: 49 89 627 144 0 Fax: 49 89 627 144 44
Hong Kong
Chicago Italy
Microchip Technology
Microchip Technology Inc. Rm 3801B, Tower Two Arizona Microchip Technology SRL
333 Pierce Road, Suite 180 Metroplaza, Centro Direzionale Colleoni
Itasca, IL 60143 223 Hing Fong Road, Palazzo Taurus 1 V. Le Colleoni 1
Tel: 708 285-0071 Fax: 708 285-0075 Kwai Fong, N.T., Hong Kong 20041, Agrate Brianza, Milan Italy
Dallas Tel: 852 2 401 1200 Fax: 852 2 401 3431 Tel: 39 39 689 9939 Fax: 39 39 689 9883
Microchip Technology Inc. Korea
14651 Dallas Parkway, Suite 816
JAPAN
Microchip Technology Microchip Technology Intl. Inc.
Dallas, TX 75240-8809 168-1, Youngbo Bldg. 3 Floor
Tel: 214 991-7177 Fax: 214 991-8588 Benex S-1 6F
Samsung-Dong, Kangnam-Ku, 3-18-20, Shin Yokohama
Dayton Seoul, Korea Kohoku-Ku, Yokohama
Microchip Technology Inc. Tel: 82 2 554 7200 Fax: 82 2 558 5934 Kanagawa 222 Japan
Suite 150 Singapore Tel: 81 45 471 6166 Fax: 81 45 471 6122
Two Prestige Place Microchip Technology
Miamisburg, OH 45342 200 Middle Road 5/10/96
Tel: 513 291-1654 Fax: 513 291-9175 #10-03 Prime Centre
Los Angeles Singapore 188980
Microchip Technology Inc. Tel: 65 334 8870 Fax: 65 334 8850
18201 Von Karman, Suite 1090
Taiwan
Irvine, CA 92715
Tel: 714 263-1888 Fax: 714 263-1338 Microchip Technology
10F-1C 207
Tung Hua North Road
Taipei, Taiwan, ROC
Tel: 886 2 717 7175 Fax: 886 2 545 0139
All rights reserved.  1996, Microchip Technology Incorporated, USA.
Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty
is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property
rights arising from such use or otherwise. Use of Microchip’s products as critical components in life support systems is not authorized except with express written approval by Microchip.
No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights
reserved. All other trademarks mentioned herein are the property of their respective companies.
DS40139A - page 84  1996 Microchip Technology Inc.

12c508 PDF

Uploaded by

Copyright:

Available Formats

12c508 PDF

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

12c508 PDF

Uploaded by

Copyright:

Available Formats

PIC12C5XX

8-Pin, 8-Bit CMOS Microcontroller

• Two-level deep hardware stack GP3/MCLR/VPP 4 5 GP2/T0CKI

• Direct, indirect and relative addressing modes for

 1996 Microchip Technology Inc. Advance Information DS40139A-page 1

This document was created with FrameMaker 4 0 4

To Our Valued Customers

DS40139A-page 2 Advance Information  1996 Microchip Technology Inc.

 1996 Microchip Technology Inc. Advance Information DS40139A-page 3

Clock Memory Peripherals Features

 1996 Microchip Technology Inc.

 1996 Microchip Technology Inc. Advance Information DS40139A-page 5

DS40139A-page 6 Advance Information  1996 Microchip Technology Inc.

 1996 Microchip Technology Inc. Advance Information DS40139A-page 7

OSC1/CLKIN Timing Watchdog

DS40139A-page 8 Advance Information  1996 Microchip Technology Inc.

DIP SOIC I/O/P Buffer

 1996 Microchip Technology Inc. Advance Information DS40139A-page 9

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW

1. MOVLW 03H Fetch 1 Execute 1

DS40139A-page 10 Advance Information  1996 Microchip Technology Inc.

4.1 Program Memory Organization Reset Vector (note 1) 0000h

The PIC12C508 and PIC12C509 each have a 12-bit

Note 1: Address 0000h becomes the effec-

 1996 Microchip Technology Inc. Advance Information DS40139A-page 11

FIGURE 4-3: PIC12C509 REGISTER FILE MAP

03h STATUS Addresses map

Note 1: Not a physical register. See Section 4.7

DS40139A-page 12 Advance Information  1996 Microchip Technology Inc.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Value on Value on Value on

Contains control bits to configure Timer0, Timer0/WDT

Uses contents of FSR to address data memory (not a physical

 1996 Microchip Technology Inc. Advance Information DS40139A-page 13

FIGURE 4-4: STATUS REGISTER (ADDRESS:03h)

R/W-0 R/W-0 R/W-0 R-1 R-1 R/W-x R/W-x R/W-x

DS40139A-page 14 Advance Information  1996 Microchip Technology Inc.

FIGURE 4-5: OPTION REGISTER

W-1 W-1 W-1 W-1 W-1 W-1 W-1 W-1

000 1:2 1:1

 1996 Microchip Technology Inc. Advance Information DS40139A-page 15

CALL or Modify PCL Instruction

DS40139A-page 16 Advanced Information  1996 Microchip Technology Inc.

FIGURE 4-7: DIRECT/INDIRECT ADDRESSING

bank select location select bank location select

Note 1: For register map detail see Section 4.2.

 1996 Microchip Technology Inc. Advance Information DS40139A-page 17

DS40139A-page 18 Advance Information  1996 Microchip Technology Inc.

Note: A read of the ports reads the pins, not the

The TRIS registers are “write-only” and are set (output

TABLE 5-1: SUMMARY OF PORT REGISTERS

Value on Value on Value on

 1996 Microchip Technology Inc. Advance Information DS40139A-page 19

FIGURE 5-2: SUCCESSIVE I/O OPERATION

PC PC + 1 PC + 2 PC + 3 This example shows a write to GPIO followed

DS40139A-page 20 Advance Information  1996 Microchip Technology Inc.

FIGURE 6-1: TIMER0 BLOCK DIAGRAM

 1996 Microchip Technology Inc. Advance Information DS40139A-page 21