Delta Modulation

Download as pdf or txt
Download as pdf or txt
You are on page 1of 9

Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore

Department of Electrical & Electronics Number of experiment Pg No.1/9


Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

Student’s Name: Batch: No. of Pages: Date:

Details of submissions & performance


Performing First Submission Second submission
Extra turn Regular turn

Remarks and grade by tutor:

Cross Grade Exc VG G Fr M F Signature

EXPERIMENT: 04
1. AIM:
To Analyze Delta Modulation (DM) & Demodulation.

2. OBJECTIVES:
2.1 To learn about each section of a Delta Modulator & Demodulator.
2.2 To find out advantages and disadvantages of Delta Modulation Technique.
2.3 To understand the circuit complexity requirement, SNR calculation and Bandwidth
requirement for Delta Modulation.
2.4 To understand the need of high clock frequency requirement.

3. PROBLEM STATEMENT:
3.1 To learn more about DM process.
3.2 To Observe the Delta modulated waveform for different message signal frequencies.
3.3 To observe Demodulation of Delta modulated waveform.
3.4 To analyze the problems associated with the DM techniques.
 Slope overload
 Granular Noise
3.5 To observe the effect of modulating frequency and amplitude of message signal on slope
overload.
3.6 To observe the effect of various clock frequencies on the modulated & demodulated waveforms
for DM.
3.7 To Analyze waveforms at the output of the LPF.

Study Group: Digital Communication Code of exp. DC – 04


Created by: Kavita Pandey Modified by: Mr. Ravindra Sharma On 10/07/2019
Date of creation: 30/05/2002 Approved by: Prof. Preet Jain On 10/07/2019

1
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.2/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

4. PREREQUISITE:
4.1 Concept of Digital Modulation & Demodulation Technique.
4.2 Knowledge of Pulse code modulation system.
.
5. APPARATUS REQUIRED:
5.1 ST 2105 Delta/Adaptive Delta modulation & Demodulation kit.
5.2 150 MHz DSO.
5.3 Connecting patch cords.

6. THEORY:
6.1 Introduction of Differential pulse code modulation (DPCM):
In an analog message we can make a good guess about a sample value from the knowledge
of the past sample values i.e. the sample values are not independent and generally there is a great
deal of redundancy in the Nyquist samples. Proper use of this redundancy leads to encoding a signal
with lesser number of bits. Instead of transmitting sample values, we transmit difference between
successive sample values.
If m[k] is kth sample, then instead of transmitting m[k] we transmit difference d[k].

d[k] = m[k] –m[k-1]

At receiver side, knowing d[k] & previous sample value m[k-1], we can construct m[k].

m[k] = d[k] +m[k-1]

The difference between successive samples is generally much smaller than the sample values.
Therefore the peak amplitude mp of transmitted values is reduced considerably.
Because quantization interval S is given by-

S= mp /L

where L is no. of quantization levels. For a given L (or n; where n is No. of bits) the quantization
interval S reduces considerably. In turns quantization noise Qn reduces. As-

Qn= S2/12

 Therefore for a given bandwidth we can increase SNR or,


 For a given SNR we can reduce Bandwidth.

7.2 Delta Modulation:


Delta Modulation is a system of digital modulation developed after pulse code modulation. In this
system, at each sampling time, say the Kth sampling time, the difference between the sample value at
sampling time K and the sample value at previous sampling time K-1 is encoded in to just a single
Bit. At each sampling time we check only one thing i.e. “The signal amplitude increased or
decreased in comparison with the last sample taken.”
Sample correlation used in DPCM is further improved in Delta Modulation (DM) by over sampling
(typically 4 times the Nyquist rate) the baseband signal. This increases the correlation between

2
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.3/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

adjacent samples, which results in a prediction error that can be encoded using 1 bit. For that case
L=2
n=1
Thus DM is basically an 1 bit DPCM, i.e. the DPCM that uses only 2 levels for quantization of

Where is estimated quantized kth sample

Fig: 1 Scheme for Delta modulation

Delta modulation in comparison to DPCM:


 It is very simple and inexpensive method of A/D conversion.
 One-bit code from DM makes word framing unnecessary at the transmitter and
 It allows using fewer bits per sample for encoding the baseband signal.

7.2.1 Practical Implementation of DM:

3
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.4/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

Fig: 2. Delta Modulator


First order predictor is replaced by a low cost integrator circuit, such as an RC network. Modulator
consist of-
 Comparator,
 Sampler in direct path
 An Integrator-Amplifier in feedback path.

7.2.2 Transmission of DM waveform:


As in delta modulation system, the present sample value is compared with previous sample value
and result whether the amplitude is increased or decreased is transmitted. Input signal is
approximated to step size by Delta modulator. The step size is kept constant; the difference between
input signal and staircase approximate signal is combined to give two levels +δ and -δ.
Two cases therefore arises here
 If the difference is positive, approximated signal is increased by 1 step i.e. +δ.
 If the difference is negative, approximated signal is increased by 1 step i.e. -δ.

For first case 1 is transmitted and for second case 0 is transmitted. Therefore for each
sample only 1 bit is transmitted, hence it is called as 1-bit DPCM, and so it uses 1st order
predictor only. This predictor is nothing but a simple time delay an will be given by:
Mq [k] = Mq [k-1] + dq [k] …………………... (1)
dq [k] = Mq [k] – Mq [k-1] ………………… (2)
Where
 Mq [k] = quantized sample value at kth time instant.
 Mq [k-1] = quantized sample value at (k-1)th time instant.
 dq [k]= Quantized difference value, transmitted at kth time instant.

Mq [k-1] = dq [k-1] + Mq [k-2] ……………….. (3)

From 1, 2 & 3

K
Mq [k] = Σ dq (m)
m=0

…………(4)
Technique of Delta Modulation:

4
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.5/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

Fig. 3
Delta Demodulation:
The demodulator at the receiver consists of an amplifier integrator identical to that in feedback path
of modulator, followed by a low pass filter (LPF).
The expression:
K
Mq [k] = Σ dq (m)
m=0
Shows that receiver (demodulator) is just an accumulator (adder). If the output dq [k] is represented
by impulses then the receiver may be realized by an integrator because it’s output is sum of strengths
of input pulses. The demodulator output Mq [k] when passed through a low pass filter yields the
desired signal reconstructed from the quantized samples.

Fig. 5
The output of the integrator is the approximation of the input analog signal applied at the +ve input
of the comparator. As the approximated signal (stepped signal) consist of ripples, which can be
removed using a low pass filter. As the input of the demodulator is a pulse train, therefore the
demodulator consists of the Unipolar to the bipolar converter, an integrator and a LPF.
5
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.6/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

Disadvantages of Delta Modulation technique:


There are basically two types of problems associated with Delta modulators.
Slope overload:
Whenever there is large variation in the input signal, due to the constant ramping rate of the
integrator the output of the integrator is not able to follow the input variation of the signal and the
modulation steps. This problem is called slope overload problem.

Fig: 6
Granular noise: Whenever the variation of the input analog signal is less then the step size of
integrator, the output of the integrator is a DC signal, i.e. it does not modulate the small variations in
the signal, which is called Granular noise. Another problem with the delta modulator is that it
doesn’t pass DC signal.

Fig: 7

7. PROCEDURE
While performing Delta modulation/demodulation following settings should be done.
Sr. No. Settings
1. Ensure that the clock frequency selector switches A & B are at 0, 0 position.
2. In Transmitter integrator ctrl block Gain control switch at L.H.S. Position.
3. In receiver integrator ctrl block Gain control switch at R.H.S. Position.
4. Connect the input analog signal to the +ve input of the comparator.
5. Connect the output of the integrator to -ve input of the comparator.
6. Connect the output of the comparator to D F/F.

6
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.7/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

7. Check the output of D f/f. This output is connected to the receiver circuit.
8. The output of the D f/f is then passed to the Unipolar to bipolar converter which
changes the 0 & 1 in two voltage levels i.e. (+) H & (-) H respectively.
9. The Bipolar signal is then passed through an integrator. The output of the integrator is
a ramp function, following the analog signal at the input.
10. This output is input to the second terminal of the comparator.
11. Test the output of the different Analog frequencies and amplitudes

Procedure for Delta Modulation:


Sr. No. Steps
1. Connect the circuit as shown in fig: 4.
2. The analog signal which is to be encoded into digital data is applied to the +ve input of
the voltage comparator which compare it with the signal applied to its –ve input which
is our previous sample value.
3. If the signal amplitude has increased, then the comparator’s output is at logic 1. If the
signal amplitude has decreased, then the comparator’s output is at logic 0.
4. Thus the output will be a string of 1’s or 0’s to indicate the rise and fall of the
waveform since the previous value. The string of 1’s & 0’s are then needed to be
latched using a D F/F. The transmitter clock is used for the latching purpose. The
output of the D F/F is the data that is transmitted to the receiver.
5. As we can’t compare the pulses and the analog signal, we have to convert the pulses
back to step function that is the approximation of the analog signal at the input. This is
done using a combination of Unipolar to the Bipolar (U/B) converter and an integrator.
6. The Unipolar to the Bipolar converter changes the unipolar data to +ve & -ve voltages.
The Output of the Unipolar to the Bipolar converter is then applied to the Integrator,
whose output is a step function following the input analog signal.
7. Repeat the whole sequence for :
 Different clock frequent
 Different frequencies of input signal.
Observe the waveforms at every stage of the modulator.

Procedure for Delta demodulation:


Sr. No. Steps
1. Connect the circuit as shown in fig: 4.
2. Data stream from the output of Delta modulator is applied to the bistable circuit, it
latches data at every rising edge of receiver clock
3. Output of D f/f is applied to Unipolar to the Bipolar converter, it changes the output
from D f/f to either –4V or +4V for logic 0 & 1 respectively.
4. Output from Unipolar to the Bipolar converter is applied to Integrator, Its output tries
to follow the analog signal as ramp function and hence it it’s a good approximation of
the signal itself.
5. The output of integrator contains sharp edges which are “smoothen out” by a low pass
filter whose cutoff frequency is just above the audio band.
6. Repeat the whole sequence for :
 Different clock frequencies.
 Different frequencies of input signal.
& observe the waveforms at every stage of the Demodulator.
7
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.8/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

Fig 4 : Block Diagram of DM Kit ST2105

8
Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore
Department of Electrical & Electronics Number of experiment Pg No.9/9
Engineering
Sub. Name: Digital Communication Code: EC-503 No.: 04 Roll No

8. OBSERVATIONS:
DM Modulation (With AC input)
Amplitude Time Period
AC input
D/A Converter Output
Clock signal(4 KHz)
DM Output

DM Demodulation (with AC input)


Amplitude Time Period
DM input
D/A Converter output Signal
Demodulated Output
Clock signal(4 KHz)

DM Modulation (With DC input)


Amplitude Time Period
DC input
D/A Converter Output
Clock signal(4 KHz)
DM Output

DM Demodulation (With DC input)


Amplitude Time Period
DM input
D/A Converter output Signal
Demodulated Output
Clock signal(4 KHz)

9. RESULT

10 QUESTIONNAIRES
1. Compare DPCM, PCM& Delta modulation.
2. How to reduce the quantization noise that occurs in DM?
3. A band pass signal has a spectral range that extends from 20 to 82 KHz. Find the acceptable sampling
frequency.
4. Find the Fourier series expansion of an Impulse train.
5. Mention the applications of DM.

11. REFERENCES:
[1] SimonHaykins,” Communication System ”3/e ,John Wiley & Sons
[2] B.P.Lathi,” Modern digital and analog Communication Systems “3/e,Oxford
University Press
[3] R.P.Singh & Sapre , “Communication Systems – Analog and Digital “, Tata
McGrath Hill
[4] http://www.tpub.com/content/neets/14184/css/14184_133.htm
[5] http://ourworld.compuserve.com/homepages/g_knott/elect98.htm

You might also like