Transistor Biasing ND FET Basics
Transistor Biasing ND FET Basics
Transistor Biasing ND FET Basics
1. base bias or fixed current bias : It is not a very satisfactory method because bias voltages and currents do not
remain constant during transistor operation (fig-1)
2. base bias with emitter feedback : This circuit achieves good stability of dc operating point against changes in β
with the help of emitter resistor which causes degeneration to take place (fig-2)
3. base bias with collector feedback: It is also known as collector-to-base bias or collector feedback bias. It
provides better bias stability.
4. base bias with collector and
emitter feedbacks: It is a
combination of (2) and (3) above.
5. emitter bias with two supplies:
This circuit uses both a positive and a
negative supply voltage. Here, base is
at approximately 0 volt i.e. VB ≅ 0.
Figure-1: base bias Figure 2: base bias Figure 1: Voltage
6. voltage divider bias: It is most with emitter feedback divider bias
widely used in linear discrete circuits
because it provides good bias stability. It is also called universal
bias circuit or base bias with one supply (fig-3)
The h-parameters of an Ideal CB Transistor: The forward parameters can be found out from the following figure
What is a FET ?
The acronym ‘FET’ stands for field effect transistor. It is a three-terminal unipolar solid-state device in
which current is controlled by an electric field
Classifications of FET
• Drain (D)
• Source (S)
• Gate (G)
• Channel
Operation of JFET
2. The source terminal is always connected to that end of the drain supply which provides the necessary charge
carriers.
In an N-channel JFET, source terminal S is connected to the
negative end of the drain voltage supply
1. Ohmic Region OA: This part of the characteristic is linear indicating that for low values of VDS, current
varies directly
with voltage following Ohm's Law. It means that JFET behaves like an ordinary resistor till point A (called
knee) is reached.
2. Curve AB: 2. Curve AB In this region, ID increases at reverse square-law rate upto point B which is called
pinch-off point.
3. Pinch-off Region BC: Here, JFET operates as a constant-current device because ID is relatively
independent of VDS. The value of VDS at which the current becomes constant is called pinch-off voltage VP.
4. Breakdown Region: If VDS is increased beyond its value corresponding to point C (called avalanche
breakdown voltage), JFET enters the breakdown region where ID increases to an excessive value. This
happens because the reverse-biased gate-channel P-N junction undergoes avalanche breakdown when small
changes in VDS produce very large changes in ID.
(iv) DC Drain Resistance, RDS : It is also called the static or ohmic resistance of the channel. It is given by