3A, 50V, 100Khz Step-Down Converter With Programmable Output Ovp Threshold

MP2497-A
3A, 50V, 100kHz Step-Down Converter

with Programmable Output OVP Threshold
The Future of Analog IC Technology
DESCRIPTION FEATURES
The MP2497-A is a monolithic step-down  Wide 4.5V to 50V Operating Input Range
switch mode converter with a programmable  Programmable Output Over Voltage
output current limit. The MP2497-A is the high Protection
efficiency version of MP2497. It has fast  Output Adjustable from 0.8V to 25V
switching speed thus the switching loss is  0.15Ω Internal Power MOSFET Switch
greatly reduced. It achieves 3A continuous  Internal 4ms Soft Start
output current over a wide input supply range  Stable with Low ESR Output Ceramic
with excellent load and line regulation. An Capacitors
internal 2-4ms soft start prevents inrush current at  Fixed 100kHz Frequency
turning on. And it is capable of providing output
 Fast Switching Speed
line drop compensation.
 Thermal Shutdown
Fault condition protection includes hiccup current  Output Line Drop Compensation
limit and short circuit protection, programmable  Hiccup Circuit Limit and Short Circuit
output over voltage protection and thermal Protection
shutdown.  Available in SOIC8E Package
The MP2497-A requires a minimum number of
readily available standard external components.
APPLICATIONS
The MP2497-A is available in SOIC8E  USB Power Supplies
package.  Automotive Cigarette Lighter Adapters
 Power Supply for Linear Chargers
All MPS parts are lead-free and adhere to the RoHS directive. For MPS green
status, please visit MPS website under Products, Quality Assurance page.
“MPS” and “The Future of Analog IC Technology” are registered trademarks of
Monolithic Power Systems, Inc.
TYPICAL APPLICATION
R6 Efficiency vs.
L1
Output Current
C3 C4 C10 Rsense
C6
C2 BST SW VOUT 95
+
VIN VIN C5
Diode 90
C1 C11
OVP
85
R3 GND
GND MP2497-A R4 VIN=12V
80
VIN=24V
ISP
C7
75
GND
R7
10nF
70
FB
ISN
C8 R5
C9 VIN=50V
150pF
10nF 65
R2
R1 60
0.1 0.5 0.9 1.3 1.7 2.1 2.5 2.9
OUTPUT CURRENT(A)
MP2497-A Rev. 1.0 www.MonolithicPower.com 1

5/30/2012 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2012 MPS. All Rights Reserved.
MP2497-A – 3A, 50V, 100kHz STEP-DOWN CONVERTER
ORDERING INFORMATION
Part Number Package Top Marking
MP2497GN-A* SOIC8E MP2497-A
* For Tape & Reel, add suffix –Z (e.g. MP2497GN-A–Z);
PACKAGE REFERENCE
SOIC8E
ABSOLUTE MAXIMUM RATINGS (1) Thermal Resistance

(4)
θJA θJC
Input Voltage VIN .......................................... 60V SOIC8E .................................. 50 ...... 10... C/W
VISN, VISP .............................................. 0V to 25V
Notes:
|VISN -VISP| ........................................... 0V to 0.4V 1) Exceeding these ratings may damage the device.
VSW ........................................ -0.3V to VIN + 0.3V 2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-to-
VBST ................................................... VSW + 6.5V ambient thermal resistance θJA, and the ambient temperature
All Other Pins ...............................-0.3V to +6.5V TA. The maximum allowable continuous power dissipation at
Junction Temperature ...............................150C any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/θJA. Exceeding the maximum allowable power
Lead Temperature ....................................260C dissipation will cause excessive die temperature, and the
Storage Temperature ............... -65C to +150C regulator will go into thermal shutdown. Internal thermal
(2) shutdown circuitry protects the device from permanent
Continuous Power Dissipation (TA = +25°C) damage.
SOIC8E ...................................................... 2.5W 3) The device is not guaranteed to function outside of its
operating conditions.
(3) 4) Measured on JESD51-7, 4-layer PCB.
Recommended Operating Conditions
Input Voltage VIN .............................. 4.5V to 50V
Output Voltage VOUT (VIN>26.5V) ..... 0.8V to 25V
Output Voltage VOUT (VIN<=26.5V) ......................
......................................... 0.8V to (VIN–1.5)V
Operating Junction Temp. (TJ). -40°C to +125°C

ELECTRICAL CHARACTERISTICS
VIN = 12V, TA = +25C, unless otherwise noted.
Parameters Symbol Condition Min Typ Max Units
TA=+25°C 4.5V  VIN  50V 0.78 0.8 0.82
Feedback Voltage VFB TA=-40°C to +85°C 4.5V  V
0.775 0.8 0.825
VIN  50V
Feedback Bias Current IBIAS(FB) VFB = 0.8V 10 nA
Output Over Voltage
VOVREF TA=-40C to +85C 1.10 1.23 1.36 V
Reference
Input Bias Current (OVP) IBIAS(OVP) VOVP=1.23V 0.1 μA
Switch On Resistance RDS(ON) 0.15 Ω
(5)
Current Limit Duty Cycle=10% 5 A
Oscillator Frequency fSW VFB = 0.6V 80 100 120 kHz
Boot-Strap Voltage VBST - VSW 4.5 V
(5)
Minimum On Time tON 100 ns
(5)
SW Rising Edge tRISE 3 ns
SW Falling Edge(5) tFALL 3 ns
Under Voltage Lockout Threshold
2.9 3.4 3.9 V
Rising
Under Voltage Lockout Threshold
200 mV
Hysteresis
Load Line Compensation
GLLC VISP-VISN=100mV, check IFB 15 20 25 μA/V
Gain
Current Sense Voltage VISP –VISN VISP, VISN 0.5–15V 90 100 110 mV
Input Bias Current (ISN, ISP) IBIAS (ISN,ISP) VISP, VISN 0.5–15V -1 -0.5 +1 μA
Supply Current (Quiescent) VOVP = 0V, VFB = 1V 1.2 1.5 mA
(5)
Thermal Shutdown 150 °C
Thermal Shutdown
30 °C
Hysteresis(5)
Notes:
5) Guaranteed by design.

TYPICAL CHARACTERISTICS
C1=220μF, C2=2.2μF, C3=100μF, C4=22μF, L=33μH, RSENSE=33mΩ, TA=25ºC，unless otherwise
noted.
Output Line Drop Loop Gain with Efficiency vs.
Compensation Phase Margin Output Current
VIN=12V, VOUT=5V, IOUT=3A
Resistor Load
5.02 80 200 95
60 Phase 150 90
5 VIN=12V
40 100 85
PHASE (degree)
4.98 VIN=8V
20 50 V =12V
GAIN (dB)
VIN=24V 80 VIN=24V IN
VOUT (V)
4.96 0 0
Gain 75 VIN=36V
-20 -50
4.94
70 VIN=50V
-40 -100
4.92 VIN=50V
-60 -150 65
4.9 -80 -200 60

0 0.5 1 1.5 2 2.5 3 3.5 0.1 1 10 100 1000 0.1 0.5 0.9 1.3 1.7 2.1 2.5 2.9
IOUT (A) FREQUENCY(kHz) OUTPUT CURRENT(A)
Load Regulation VFB vs. Temperature

Connect ISP, ISN to GND VIN=12V
4.99 0.804
4.985
0.802
4.98 VIN=50V
VFB VOLTAGE(V)
0.8
4.975
VOUT (V)
VIN=12V
4.97 0.798
4.965
0.796
4.96 VIN=24V
0.794
4.955
4.95 0.792
0 0.5 1 1.5 2 2.5 3 3.5 -50 -20 10 40 70 100 130
IOUT (A)

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

C1=220μF, C2=2.2μF, C3=100μF, C4=22μF, L=33μH, RSENSE=33mΩ, TA=25ºC，unless otherwise
noted.

PIN FUNCTIONS
Package
Name Description
Pin #
Supply Voltage. The MP2497-A operates from a +4.5V to +50V unregulated input. CIN is
needed to prevent large voltage spikes from appearing at the input. Put CIN as close to
1 VIN
the IC as possible. It is the drain of the internal power device and power supply for the
whole chip.
Ground. This pin is the voltage reference for the regulated output voltage. For this reason
GND,
care must be taken in its layout. This node should be placed outside of the D1 to CIN
2 Exposed
ground path to prevent switching current spikes from inducing voltage noise into the part.
Pad
Connect exposed pad to GND plane for optimal thermal performance.
Feedback. An external resistor divider from the output to GND tapped to the FB pin sets
the output voltage. To prevent current limit run away during a short circuit fault condition
3 FB
the frequency-fold-back comparator lowers the oscillator frequency when the FB voltage
is below 250mV.
Output Over Voltage Protection. Connect OVP to the center point of an external resistor
4 OVP
divider from output to GND. The OVP reference is 1.23V.
Negative Current Sense Input. It is used for load current limiting and output line drop
5 ISN
compensation.
Positive Current Sense Input. It is used for load current limiting and output line drop
6 ISP
compensation.
Bootstrap. This capacitor is needed to drive the power switch’s gate above the supply
voltage. It is connected between SW and BST pins to form a floating supply across the
7 BST power switch driver. An on-chip regulator is used to charge up the external boot-strap
capacitor. If the on-chip regulator is not strong enough, one optional diode can be
connected from IN or OUT to charge the external boot-strap capacitor.
8 SW Switch Output. It is the source of power device.

BLOCK DIAGRAM
CURRENT SENSE
AMPLIFIER
REGULATOR
Σ 63mΩ
RAMP
REFERENCE OSCILLATOR REGULATOR
DRIVER
CLK RSENSE
IN
PWM 6.2uA
COMPARATOR 200mV
600mV
Hiccup
Current Limit RS1
X6 RS2
R1
6pF
10000kΩ R2
72.8pF 2483kΩ
10pF
SS Circuit
ERRPR
AMPLIFIER 800mV
1.23V
400kΩ
OVP
COMPARATOR
Figure 1—Functional Block Diagram

OPERATION
Main Control Loop Hiccup Mode Current Limit Protection
The MP2497-A is a current mode buck The output current information for current limit
regulator. That is, the EA output voltage is protection is sensed via the ISP and ISN pins.
proportional to the peak inductor current. The sense voltage limit threshold is set at
At the beginning of a cycle SW is off; the Error 100mV. MP2497-A has hiccup over current
Amplifier output voltage is higher than the limit function. Once the VSENSE exceeds the
Current Sense Amplifier output. The rising edge 100mV, the current limit loop will turn off high
of the 100kHz CLK signal sets the RS Flip-Flop. side switch immediately. Meanwhile, internal
Its output turns on SW thus connecting the SW soft start circuit will be reset after FB is lower
pin and inductor to the input supply. than 0.3V, and then the high side switch turns
on and MP2497-A restarts with a full soft start.
The increasing inductor current is sensed and This hiccup process is repeated until the fault is
amplified by the Current Sense Amplifier. Ramp removed. And, current limit value can be
Compensation is summed to Current Sense programmed to be lower by internal current
Amplifier output and compared to the Error source and external resistors connected to ISN
Amplifier output by the PWM Comparator. and ISP pins, when output voltage is lower than
When the Current Sense Amplifier plus Slope 200mV. Then, the average short circuit current
Compensation signal exceeds the Error can be greatly reduced.
Amplifier output voltage, the RS Flip-Flop is
reset and the MP2497-A reverts to its initial SW Output Over Voltage Protection
off state. The MP2497-A has output over voltage
protection. The OVP reference 1.23V is on the
If the Current Sense Amplifier plus Slope positive input of the OVP comparator. The
Compensation signal does not exceed the output voltage is fed to OVP pin through an
COMP voltage, then the falling edge of the CLK external resistor divider. If the voltage on OVP
resets the Flip-Flop. pin is higher than 1.23V, the high side switch
The output of the Error Amplifier integrates the will be turned off immediately and part will be
voltage difference between the feedback and lathed off after a timer delay.
the reference. The polarity is such that an FB Output Line Drop Compensation
pin voltage is lower than 0.8V increases the EA
output voltage. Since the EA output voltage is If the trace from MP2497-A output terminator to
proportional to the peak inductor current, an the load is too long, there will be a voltage drop
increase in its voltage increases current on the long trace which is variable with load
delivered to the output. An external Schottky current. MP2497-A is capable of compensating
Diode (D1) carries the inductor current when the output voltage drop to keep a constant
SW is off. voltage at load, whatever the load current is.
The output voltage is compensated by feeding
a current to the top feedback resistance R1.
The load line compensation gain can be
programmed according to RSENSE and RTRACE
(Figure 2) values.

APPLICATION INFORMATION
In the formula above, RSENSE is known. And
Setting the Output Line Drop Compensation
RTRACE can be tested or evaluated. So, we can
Figure 2 shows the block of output line drop select a proper top feedback resistor R1
compensation. according to the RTRACE and RSENSE to
If the trace to the load is long, there is a voltage compensate the output line voltage drop.
drop between VOUT and VLOAD. VOUT (voltage at
output terminator) is not equal to VLOAD(voltage
at load). The voltage drop can be described by:
VDROP  IOUT  R TRACE (1)
Where, the RTRACE is the resistance of the

output line. ( RTRACE  RTRACE1  RTRACE2 )
Then, the VLOAD is:
VLOAD  VOUT  IOUT  R TRACE (2)
To keep an accurate and constant load voltage,

the output line drop compensation is necessary.
MP2497-A offers a compensation method, by
adjusting the FB voltage slightly according to
the load current.
The relation between VOUT and VFB can be
described by:
VOUT  VFB VFB IOUT  RSENSE  6
  (3)
R1 R2 400k
Where, VFB is 0.8V.
Then, the VOUT can be calculated by:
R1 I  RSENSE  6  R1
VOUT  (1  )  0.8V  OUT (4) FIGURE 2—OUTPUT LINE DROP
R2 400k
COMPENSATION
The VLOAD is determined by:
Setting the Output Voltage
R1 I  RSENSE  6  R1 The external resistor divider is used to set the
VLOAD  (1  )  0.8V  OUT
R2 400k (5) output voltage (see the typical application circuit
IOUT  RTRACE on the front page). The feedback resistor R1 is
decided by output line drop compensation. R2
To maintain the VLOAD is not variable with load is then given by:
current. The equation below should be satisfied:
R1
IOUT  RSENSE  6  R1 R2  (8)
 IOUT  R TRACE (6) VOUT
1
400k 0 .8 V
Simplify the formula above, we can get:
R TRACE  400k
R1  (7)
6  RSENSE

Selecting the Inductor R3 (11)

R4  (k)
A 10µH to 47µH inductor with a DC current VOVP
1
rating of at least 25% percent higher than the VOVREF
maximum load current is recommended for
Where, VOVREF is the OVP reference, 1.23V.
most applications. For highest efficiency, the
VOVP is over voltage protection threshold.
inductor DC resistance should be less than
200mΩ. For most designs, the inductance value Setting the Current Limit
can be derived from the following equation. The hiccup current limit can be set by the DC
VOUT  (VIN  VOUT ) resistance (DCR) of the inductor, as shown in
L (9) Figure 3a.
VIN  IL  fOSC
For more accurate sensing, use a more
Where ΔIL is the inductor ripple current. accurate sense resistor.
Choose inductor current ripple to be In Figure 3a, the output current limit is set as:
approximately 30% of the maximum load
current, 3A. The maximum inductor peak 100mV (12)
IOUT _ L 
current is: DCR
IL Where, DCR is the DC resistance of the
IL(MAX)  ILOAD  (10) inductor winding. Ra and Ca is a low pass filter.
2
Under light load conditions below 100mA, larger In Figure 3b, the output current limit is set as:
inductance is recommended for improving 100mV
IOUT _ L  (13)
efficiency. RSENSE
Selecting the Input Capacitor
The input capacitor reduces the surge current
drawn from the input and also the switching
noise from the device. The input capacitor
impedance at the switching frequency should
be less than the input source impedance to
prevent high frequency switching current from
passing to the input. Ceramic capacitors with
X5R or X7R dielectrics are highly
recommended because of their low ESR and
small temperature coefficients. For most
applications, a 4.7µF capacitor is sufficient.
Selecting the Output Capacitor
The output capacitor keeps output voltage small
and ensures regulation loop stability. The
output capacitor impedance should be low at
the switching frequency. Ceramic capacitors
with X5R or X7R dielectrics are recommended.
Setting the Output OVP Threshold
The output OVP threshold is set by connecting
an external resistor divider (R3, R4 see the
typical application circuit on the front page) at Figure 3—Current Sensing Methods
OVP pin. Choose R3 to be 39kΩ for lower
power dissipation. Then, R4 is given by:

Programming the Short Circuit Current Limit 4) Route SW away from sensitive analog
The hiccup current limit at output short areas such as FB.
condition can be programmed to be lower by 5) Connect IN, SW, and especially GND
external resisters (RS1, RS2, RS1=RS2), as shown respectively to a large copper area to cool
in figure 4. the chip to improve thermal performance
When output voltage is lower than 200mV, the and long-term reliability.
current limit is described by:
SW
IOUT _ SL  RSENSE  6.2A  RS1  100mV (14) GND
L1
The current limit at output short condition is: D2
100mV  6.2A  RS1

IOUT _ SL  (15)
C11
C2
RSENSE
+
1 VIN SW 8 C6
2 GND BST 7 R6
R2
3 FB ISP 6 R7
RSENSE
R1
C9
C12
C7
4 OVP ISN 5 R5
C8
R12
C10
R4
C4
R3
+
R13
R8
C3
R10
R9
R11
RS1 C5
VIN GND VOUT

RS2
Top Layer
6.2uA
200mV
Figure 4—Short Circuit Current Limit

PCB Layout Guide
PCB layout is very important to achieve stable
operation. It is highly recommended to duplicate
EVB layout for optimum performance.
If change is necessary, please follow these
guidelines and take Figure 5 for reference.
1) Keep the path of switching current short
and minimize the loop area formed by Input
cap, high-side MOSFET and external Bottom Layer
switching diode. Figure 5—PCB Layout
2) Bypass ceramic capacitors are suggested
to be put close to the VIN Pin.
3) Ensure all feedback connections are short
and direct. Place the feedback resistors
and compensation components as close to
the chip as possible.

External Bootstrap Diode Design Example

It is recommended that an external bootstrap Below is a design example following the
diode be added when the system has a 5V application guidelines for the specifications:
fixed input or the power supply generates a 5V VIN 8 to 50V
output. This helps improve the efficiency of the VOUT 5V
regulator. The bootstrap diode can be a low VOVP 6V
cost one such as IN4148 or BAT54. FSW 100kHz
This diode is also recommended for high duty
V OV IOUT-L 3A
U
T
cycle operation (when >65%) and high The detailed application schematic is shown in
Figure 7. The typical performance and circuit
NI
waveforms have been shown in the Typical

output voltage (VOUT>12V) applications.
Performance Characteristics section. For more
possible applications of this device, please refer
to related Evaluation Board Data Sheets.
Figure 6—External Bootstrap Diode

Figure 7—Detailed Application Schematic

PACKAGE INFORMATION
SOIC8E (EXPOSED PAD)
NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications.
Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS
products into any application. MPS will not assume any legal responsibility for any said applications.


3A, 50V, 100Khz Step-Down Converter With Programmable Output Ovp Threshold

Uploaded by

Copyright:

Available Formats

3A, 50V, 100Khz Step-Down Converter With Programmable Output Ovp Threshold

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

3A, 50V, 100Khz Step-Down Converter With Programmable Output Ovp Threshold

Uploaded by

Copyright:

Available Formats

MP2497-A

3A, 50V, 100kHz Step-Down Converter

MP2497-A Rev. 1.0 www.MonolithicPower.com 1

* For Tape & Reel, add suffix –Z (e.g. MP2497GN-A–Z);

ABSOLUTE MAXIMUM RATINGS (1) Thermal Resistance

MP2497-A Rev. 1.0 www.MonolithicPower.com 2

MP2497-A Rev. 1.0 www.MonolithicPower.com 3

4.9 -80 -200 60

Load Regulation VFB vs. Temperature

MP2497-A Rev. 1.0 www.MonolithicPower.com 4

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

MP2497-A Rev. 1.0 www.MonolithicPower.com 5

MP2497-A Rev. 1.0 www.MonolithicPower.com 6

REFERENCE OSCILLATOR REGULATOR

Figure 1—Functional Block Diagram

MP2497-A Rev. 1.0 www.MonolithicPower.com 7

MP2497-A Rev. 1.0 www.MonolithicPower.com 8

Where, the RTRACE is the resistance of the

To keep an accurate and constant load voltage,

MP2497-A Rev. 1.0 www.MonolithicPower.com 9

Selecting the Inductor R3 (11)

MP2497-A Rev. 1.0 www.MonolithicPower.com 10

The current limit at output short condition is: D2

100mV  6.2A  RS1

VIN GND VOUT

Figure 4—Short Circuit Current Limit

MP2497-A Rev. 1.0 www.MonolithicPower.com 11

External Bootstrap Diode Design Example

waveforms have been shown in the Typical

Figure 6—External Bootstrap Diode

MP2497-A Rev. 1.0 www.MonolithicPower.com 12

Figure 7—Detailed Application Schematic

MP2497-A Rev. 1.0 www.MonolithicPower.com 13

MP2497-A Rev. 1.0 www.MonolithicPower.com 14

You might also like