F MC-16FX 16-Bit Proprietary Microcontroller: MB96330 Series

MB96330 Series
F2MC-16FX 16-bit Proprietary

Microcontroller
MB96330 series is based on Cypress advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The
CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new
16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the
same operation frequency, reduced power consumption and faster start-up time.
For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 48MHz
operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 20.8ns going together with
excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The
emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select
suitable operation frequencies for peripheral resources independent of the CPU speed.
Note: MB96F336 and MB96F338 devices are under development and specification is preliminary. These products under development
may change its specification without notice.
Features
Technology On-chip voltage regulator
■ 0.18m CMOS ■ Internal voltage regulator supports reduced internal MCU
voltage, offering low EMI and low power consumption figures
CPU
Low voltage reset
■ F2MC-16FX CPU
■ Reset is generated when supply voltage is below minimum.
■ Up to 48 MHz internal, 20.8 ns instruction cycle time
■ Optimized instruction set for controller applications (bit, byte, Code Security
word and long-word data types; 23 different addressing modes; ■ Protects ROM content from unintended read-out
barrel shift; variety of pointers)
■ 8-byte instruction execution queue Memory Patch Function
■ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) ■ Replaces ROM content
instructions available ■ Can also be used to implement embedded debug support
System clock DMA
■ On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop) ■ Automatic transfer function independent of CPU, can be
■ 3 MHz - 16 MHz external crystal oscillator clock (maximum assigned freely to resources
frequency when using ceramic resonator depends on
Interrupts
Q-factor).
■ Fast Interrupt processing
■ Up to 48 MHz external clock
■ 8 programmable priority levels
■ 32-100 kHz subsystem quartz clock
■ Non-Maskable Interrupt (NMI)
■ 100kHz/2MHz internal RC clock for quick and safe startup,
oscillator stop detection, watchdog Timers
■ Clock source selectable from main- and subclock oscillator ■ Three independent clock timers (23-bit RC clock timer, 23-bit
(part number suffix “W”) and on-chip RC oscillator, Main clock timer, 17-bit Sub clock timer)
independently for CPU and 2 clock domains of peripherals.
■ Watchdog Timer
■ Low Power Consumption - 13 operating modes : (different Run,
Sleep, Timer modes, Stop mode)
■ Clock modulator
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document Number: 002-04586 Rev. *A Revised May 13, 2016
MB96330 Series
CAN Input Capture Units

■ Supports CAN protocol version 2.0 part A and B ■ 16-bit wide
■ ISO16845 certified ■ Signals an interrupt upon external event
■ Bit rates up to 1 Mbit/s ■ Rising edge, falling edge or rising & falling edge sensitive
■ 32 message objects Output Compare Units
■ Each message object has its own identifier mask ■ 16-bit wide
■ Programmable FIFO mode (concatenation of message ■ Signals an interrupt when a match with 16-bit I/O Timer occurs
objects)
■ A pair of compare registers can be used to generate an output
■ Maskable interrupt signal.
■ Disabled Automatic Retransmission mode for Time Triggered
CAN applications Programmable Pulse Generator
■ Programmable loop-back mode for self-test operation ■ 16-bit down counter, cycle and duty setting registers
■ Interrupt at trigger, counter borrow and/or duty match
USART
■ PWM operation and one-shot operation
■ Full duplex USARTs (SCI/LIN)
■ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock
■ Wide range of baud rate settings using a dedicated reload timer as counter clock and Reload timer overflow as clock input
■ Special synchronous options for adapting to different ■ Can be triggered by software or reload timer
synchronous serial protocols
■ LIN functionality working either as master or slave LIN device Real Time Clock
■ Can be clocked either from sub oscillator (devices with part
I 2C number suffix “W”), main oscillator or from the RC oscillator
■ Up to 400 kbps ■ Facility to correct oscillation deviation of Sub clock or RC oscil-
■ Master and Slave functionality, 8-bit and 10-bit addressing lator clock (clock calibration)
■ Read/write accessible second/minute/hour registers
A/D converter
■ Can signal interrupts every half
■ SAR-type second/second/minute/hour/day
■ 10-bit resolution ■ Internal clock divider and prescaler provide exact 1s clock
■ Signals interrupt on conversion end, single conversion mode,
continuous conversion mode, stop conversion mode, activation External Interrupts
by software, external trigger or reload timer ■ Edge sensitive or level sensitive
Reload Timers ■ Interrupt mask and pending bit per channel
■ 16-bit wide ■ Each available CAN channel RX has an external interrupt for
wake-up
■ Prescaler with 1/21, 1/22, 1/23, 1/24, 1/25, 1/26 of peripheral
clock frequency ■ Selected USART channels SIN have an external interrupt for
wake-up
■ Event count function
Non Maskable Interrupt
Free Running Timers
■ Disabled after reset
■ Signals an interrupt on overflow, supports timer clear upon
match with Output Compare (0, 4), Prescaler with 1, 1/21, 1/22, ■ Once enabled, can not be disabled other than by reset.
1/23, 1/24, 1/25, 1/26, 1/27,1/28 of peripheral clock frequency
■ Level high or level low sensitive
■ Pin shared with external interrupt 0.
Document Number: 002-04586 Rev. *A Page 2 of 122

MB96330 Series
External bus interface Package

■ 8-bit or 16-bit bidirectional data ■ 144-pin plastic LQFP M08
■ Up to 24-bit addresses Flash Memory
■ 6 chip select signals ■ Supports automatic programming, Embedded Algorithm
■ Multiplexed address/data lines ■ Write/Erase/Erase-Suspend/Resume commands
■ Non-multiplexed address/data lines ■ A flag indicating completion of the algorithm
■ Wait state request ■ Number of erase cycles: 10,000 times
■ External bus master possible ■ Data retention time: 20 years
■ Timing programmable ■ Erase can be performed on each sector individually
Alarm comparator ■ Sector protection
■ Monitors an external voltage and generates an interrupt in case ■ Flash Security feature to protect the content of the Flash
of a voltage lower or higher than the defined thresholds
■ Low voltage detection during Flash erase
■ Threshold voltages defined externally or generated internally
USB
■ Status is readable, interrupts can be masked separately
■ USB function (corresponds to USB Full Speed)
I/O Ports
■ USB Mini-HOST function
■ Virtually all external pins can be used as general purpose I/O
■ Supports up to 6 endpoints
■ All push-pull outputs (except when used as I2C SDA/SCL line)
■ Bit-wise programmable as input/output or peripheral signal
■ Bit-wise programmable input enable
■ Bit-wise programmable input levels: Automotive /
CMOS-Schmitt trigger / TTL
■ Bit-wise programmable pull-up resistor
■ Bit-wise programmable output driving strength for EMI
optimization

MB96330 Series
Contents
Product Lineup ................................................................. 5 Turn on sequence of power supply to
Block Diagram ................................................................. 7 A/D converter and analog inputs ............................... 69
Pin Assignments .............................................................. 9 Pin handling when not using the A/D converter ........ 69
Pin Function Description ............................................... 11 Notes on Power-on .................................................... 69
Pin Circuit Type .............................................................. 14 Stabilization of power supply voltage ........................ 70
I/O Circuit Type ............................................................... 15 Serial communication ................................................ 70
Memory Map .................................................................... 19 Electrical Characteristics ............................................... 71
RAMSTART/END and External Bus End Addresses ... 20 Absolute Maximum Ratings ....................................... 71
User ROM Memory Map For Flash Devices ................ 21 Recommended Operating Conditions ....................... 74
Serial Programming Communication Interface ........... 22 DC characteristics ..................................................... 75
I/O Map ............................................................................. 23 AC Characteristics ..................................................... 82
Interrupt Vector Table .................................................... 63 USB Characteristics ................................................ 103
Handling Devices ............................................................ 68 Analog Digital Converter ......................................... 106
Latch-up prevention ................................................... 68 Alarm Comparator ................................................... 110
Unused pins handling ................................................ 68 Low Voltage Detector characteristics ...................... 112
External clock usage ................................................. 68 FLASH memory program/erase characteristics ...... 114
Unused sub clock signal ............................................ 69 Example Characteristics .............................................. 115
Notes on PLL clock mode operation ......................... 69 Package Dimension MB96(F)33x LQFP 144P ............ 116
Power supply pins (VCC/VSS) .................................. 69 Ordering Information .................................................... 117
Crystal oscillator and ceramic resonator circuit ......... 69 Revision History ........................................................... 118
Major Changes .............................................................. 120
Document History ......................................................... 121

MB96330 Series
1. Product Lineup
Features MB96V300 MB96(F)33xY/R MB96(F)33xU
Flash product: MB96F33x

Product type Evaluation sample
Mask ROM product: MB9633x
Product options
YS Low voltage reset persistently on / Single clock devices
RS Low voltage reset can be disabled / Single clock devices
YW Low voltage reset persistently on / Dual clock devices

NA
RW Low voltage reset can be disabled / Dual clock devices
US USB / Low voltage reset can be disabled / Single clock devices
UW USB / Low voltage reset can be disabled / Dual clock devices
Flash/ROM RAM
288KB 24KB ROM/Flash memory MB96F336U *1

emulation by
external RAM, MB96F338Y *1,
544KB 32KB MB96F338U *1
92KB internal RAM MB96F338R *1
Package BGA416 FPT-144P-M08
DMA 16 channels 10 channels
USART 10 channels 8 channels
I2C 2 channels
A/D Converter 40 channels 40 channels 36 channels
A/D Converter Reference

yes No
Voltage switch
6 channels + 1
16-bit Reload Timer 4 channels + 1 channel (for PPG)
channel (for PPG)
16-bit Free-Running Timer 4 channels
16-bit Output Compare 12 channels
16-bit Input Capture 10 channels
16-bit Programmable Pulse

20 channels
Generator
CAN Interface 5 channels 3 channels (1 channel for MB96F336U)
USB No No 1 channel
External Interrupts 16 channels
Non-Maskable Interrupt 1 channel
Real Time Clock 1

MB96330 Series
Features MB96V300 MB96(F)33xY/R MB96(F)33xU
122 for part number with suffix “W”, 118 for part number with suffix “W”,
I/O Ports 136
124 for part number with suffix “S” 120 for part number with suffix “S”
Alarm comparator 2 channels
External bus interface Yes
Chip select 6 signals
Clock output function 2 channels
Low voltage reset Yes
On-chip RC-oscillator Yes
*1: These devices are under development and specification is preliminary. These products under development may
change its specification without notice.

MB96330 Series
2. Block Diagram
Block diagram of MB96(F)33xY/R
AD00 ... AD15
A0 ... A23 CKOT0, CKOT0_R, CKOT1, CKOT1_R
ALE CKOTX0, CKOTX1, CKOTX1_R
RDX X0, X1
WRLX/WRX, WRHX X0A, X1A *1
HRQ
HAKX RSTX
RDY NMI, NMI_R MD0...MD2
ECLK
LBX, UBX
CS0 ... CS5, CS0_R ...CS5_R
External Bus 16FX Interrupt Flash Memory Patch Clock &
Interface CPU Controller Memory A Unit Mode Controller
16FX Core Bus (CLKB)
DMA Peripheral Peripheral Voltage

Controller Watchdog Bus Bridge Bus Bridge RAM Boot ROM Regulator
10ch
SDA0, SDA1 I2C VCC

Peripheral Bus 2 (CLKP2)
2 ch. VSS
SCL0, SCL1 C
AVCC
AVSS CAN TX0 ... TX2, TX2_R
AVRH 10-bit ADC Interface
40 ch. 3 ch. RX0 ... RX2, RX2_R
AVRL
AN0 ... AN39
ADTG, ADTG_R
TIN0 ... TIN3

TIN0_R, TIN2_R 16-bit Reload
TIN3_R Timer
TOT0 ... TOT3
TOT0_R, TOT2_R 4 ch.
TOT3_R SIN0...SIN3, SIN5, SIN9
SIN2_R, SIN7_R ... SIN9_R
FRCK0 I/O Timer 0 USART SOT0...SOT3, SOT5, SOT9
IN0 ... IN3 ICU 0-3 8 ch. SOT2_R, SOT7_R ... SOT9_R
OUT0 ... OUT3 OCU 0-3 SCK0...SCK3, SCK5
SCK2_R, SCK7_R ... SCK9_R
FRCK1
IN4 ... IN7 I/O Timer 1
IN4_R, IN5_R ICU 4-7 Alarm ALARM0
OUT4 ... OUT7 OCU 4-7 Comparator
2 ch. ALARM1
OUT6_R, OUT7_R
FRCK2_R I/O Timer 2

IN8, IN9 ICU 8,9 TTG0 ... TTG15, TTG18
OUT8, OUT9 OCU 8,9 16-bit PPG TTG8_R ... TTG11_R, TTG16_R ... TTG19_R
20 ch.
PPG0 ... PPG19
I/O Timer 3 RLT6
OUT10_R, OUT11 PPG0_R ... PPG11_R, PPG16R ... PPG19_R
OCU 10,11
INT0...INT15
External Real Time
INT0_R...INT15_R Interrupt WOT
INT3_R1, INT5_R1 Clock
*1: Available only on devices with suffix “W”

MB96330 Series
Block diagram of MB96(F)33xU

AD00 ... AD15
A0 ... A23 CKOT0, CKOT0_R, CKOT1, CKOT1_R
ALE CKOTX0, CKOTX1, CKOTX1_R
RDX X0, X1
WRLX/WRX, WRHX X0A, X1A *1
HRQ
HAKX RSTX
RDY NMI, NMI_R MD0...MD2
ECLK
LBX, UBX
CS0 ... CS5, CS0_R ...CS5_R
External Bus 16FX Interrupt Flash Memory Patch Clock &
Interface CPU Controller Memory A Unit Mode Controller
16FX Core Bus (CLKB)
DMA Peripheral Peripheral Peripheral Voltage

Controller Watchdog Bus Bridge Bus Bridge Bus Bridge RAM Boot ROM Regulator
10ch
Peripheral Bus 3 (CLK3)

SDA0, SDA1 I2C VCC
2 ch. VSS
SCL0, SCL1 C
AVCC UDP
AVSS UDM
AVRH 10-bit ADC USB
HCONX
AVRL 36 ch.
AN0 ... AN35 VCC3
ADTG, ADTG_R
TIN0 ... TIN3 CAN TX0 ... TX2, TX2_R *2

TIN0_R, TIN2_R 16-bit Reload Interface
TIN3_R Timer 3 ch. *2 RX0 ... RX2, RX2_R *2

TOT0 ... TOT3
TOT0_R, TOT2_R 4 ch.
TOT3_R SIN0...SIN3, SIN5, SIN9
SIN2_R, SIN7_R ... SIN9_R
FRCK0 I/O Timer 0 USART SOT0...SOT3, SOT5, SOT9
IN0 ... IN3 ICU 0-3 8 ch. SOT2_R, SOT7_R ... SOT9_R
OUT0 ... OUT3 OCU 0-3 SCK0...SCK3, SCK5
SCK2_R, SCK7_R ... SCK9_R
FRCK1
IN4 ... IN7 I/O Timer 1
IN4_R, IN5_R ICU 4-7 Alarm ALARM0
OUT4 ... OUT7 OCU 4-7 Comparator
2 ch. ALARM1
OUT6_R, OUT7_R
FRCK2_R I/O Timer 2

IN8, IN9 ICU 8,9 TTG0 ... TTG15, TTG18
OUT8, OUT9 OCU 8,9 16-bit PPG TTG8_R ... TTG11_R, TTG16_R ... TTG19_R
20 ch.
PPG0 ... PPG19
I/O Timer 3 RLT6
OUT10_R, OUT11 PPG0_R ... PPG11_R, PPG16R ... PPG19_R
OCU 10,11
INT0...INT15
External Real Time
INT0_R...INT15_R Interrupt WOT
INT3_R1, INT5_R1 Clock
*1: Available only on devices with suffix “W”

*2 : CAN1 and CAN2 not available on MB96F336U

MB96330 Series
3. Pin Assignments
Pin assignment of M96F33xY/R (FPT-144P-M08)
P08_0/TIN0/ADTG/INT12_R/CKOTX0
P00_0/AD00/INT8/SCK7_R/TTG8_R
P08_1/TOT0/INT13_R/CKOT0
P17_6/OUT11/TTG18/INT3_R
P09_3/PPG11/CS4/FRCK2_R
P08_2/SIN0/TIN2/INT14_R
P08_4/SCK0/INT15_R
P10_4/SIN5/INT5_R1
P08_5/SIN1/INT1_R
P10_0/RX0/INT8_R
P17_4/SOT9/OUT9
P09_2/PPG10/CS5
P08_3/SOT0/TOT2
P17_3/SIN9/OUT8
P09_0/PPG8/UBX
P09_7/OUT3/CS0
P09_6/OUT2/CS1
P09_5/OUT1/CS2
P09_4/OUT0/CS3
P09_1/PPG9/LBX
P08_6 / SOT1
X1A/P04_1 *1
X0A/P04_0 *1
P10_3/SOT5
P10_2/SCK5
P08_7/SCK1
P10_1/TX0
RSTX
MD2
MD1
MD0
Vcc
Vss
Vss
X1
X0
108 106 104 102 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73
107 105 103 101
Vss 109 72 Vcc
P00_1/AD01/INT9/SOT7_R/TTG9_R 110 71 P15_7/AN39
P00_2/AD02/INT10/SIN7_R/TTG10_R 111 70 P15_6/AN38
P00_3/AD03/INT11/SCK8_R/TTG11_R 112 69 P15_5/AN37
P00_4/AD04/INT12/SOT8_R/PPG8_R 113 68 P15_4/AN36
P00_5/AD05/INT13/SIN8_R/PPG9_R 114 67 P15_3/AN35
P00_6/AD06/INT14/PPG10_R 115 66 P15_2/AN34
P00_7/AD07/INT15/PPG11_R 116 65 P15_1/AN33
P01_0/AD08/TIN1/CKOT1/TTG16_R 117 64 P15_0/AN32
P01_1/AD09/TOT1/CKOTX1/TTG17_R 118 63 P14_7/AN31
P01_2/AD10/SIN3/INT11_R/TTG18_R 119 62 P14_6/AN30
P01_3/AD11/SOT3/TTG19_R 120 61 P14_5/AN29
P01_4/AD12/SCK3/PPG16_R 121 60 P14_4/AN28
P01_5/AD13/SIN2_R/INT7_R/PPG17_R 122 59 P14_3/AN27
P01_6/AD14/SOT2_R/PPG18_R 123 58 P14_2/AN26
P01_7/AD15/SCK2_R/PPG19_R
P02_0/A16/PPG12/CKOT1_R
124
125
LQFP - 144 57
56
P14_1/AN25
P14_0/AN24
P02_1/A17/PPG13 126 55 P07_7/AN23/INT7/SIN9_R
P02_2/A18/PPG14/CKOT0_R 127 54 P07_6/AN22/INT6/SOT9_R
P02_3/A19/PPG15 128 Package code (mold) 53 P07_5/AN21/INT5/SCK9_R
P07_4/AN20/INT4
P02_4/A20/IN0/TTG0/TTG8
P02_5/A21/IN1/TTG1/TTG9/ADTG_R
129
130
FPT-144P-M08 52
51 P07_3/AN19/INT3
P02_6/A22/IN2/TTG2/TTG10 131 50 P07_2/AN18/INT2
P03_0/ALE/IN4/TTG4/TTG12/TOT0_R 133 48 P07_0/AN16/INT0/NMI
P03_1/RDX/IN5/TTG5/TTG13/TOT2_R 134 47 AVss
P03_2/WR(L)X/INT10_R/RX2 135 46 AVRL
P03_3/WRHX/TX2 136 45 AVRH
P03_4/HRQ/OUT4 137 44 AVcc
P03_5/HAKX/OUT5 138 43 P06_7/AN7/PPG7
P03_6/RDY/OUT6 139 42 P06_6/AN6/PPG6
P03_7/ECLK/OUT7 140 41 P06_5/AN5/PPG5/CS5_R
P11_4/OUT6_R/A0 141 40 P06_4/AN4/PPG4/CS4_R
P11_6/IN4_R/A2 143 38 P06_2/AN2/PPG2/CS2_R
Vcc 144 37 Vss
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
P13_3/TOT3_R/A15
P04_6/SDA1
P04_4/SDA0/FRCK0/TIN0_R
P05_4/AN12/TOT3/INT2_R
P05_1/AN9/ALARM1/SOT2
C
P12_1/TX2_R/A5
P13_4/PPG16
P13_5 / PPG17
P04_7/SCL1
Vss
P04_3/IN7/TX1/TTG7/TTG15
P04_5/SCL0/FRCK1/TIN2_R
P05_5/AN13/INT0_R/NMI_R
P06_0/AN0/PPG0/CS0_R
Vcc
P12_0/RX2_R/INT6_R/A4
P12_2/PPG0_R/A6
P12_3/PPG1_R/A7
P12_4/PPG2_R/A8
P12_5/PPG3_R/A9
P13_6/PPG18/IN8
P13_7/PPG19/IN9
P05_2/AN10/SCK2
P12_6/PPG4_R/A10
P13_0/PPG6_R/A12
P05_7/AN15/INT5_R/OUT10_R
P05_0/AN8/ALARM0/SIN2/INT3_R1
P05_3/AN11/TIN3/WOT
P04_2/IN6/RX1/INT9_R/TTG6/TTG14
P13_1/PPG7_R/A13
P13_2/TIN3_R/A14
P05_6/AN14/INT4_R
P11_7/IN5_R/A3
P12_7/PPG5_R/A11
*1: Devices with suffix W: X0A, X1A

Devices with suffix S: P04_0, P04_1
(FPT-144P-M08)

MB96330 Series
Pin assignment of MB96F33xU (FPT-144P-M08) USB device
P08_0/TIN0/ADTG/INT12_R/CKOTX0
P00_0/AD00/INT8/SCK7_R/TTG8_R
P08_1/TOT0/INT13_R/CKOT0
P17_6/OUT11/TTG18/INT3_R
P09_3/PPG11/CS4/FRCK2_R
P08_2/SIN0/TIN2/INT14_R
P08_4/SCK0/INT15_R
P10_4/SIN5/INT5_R1
P08_5/SIN1/INT1_R
P10_0/RX0/INT8_R
P17_4/SOT9/OUT9
P09_2/PPG10/CS5
P08_3/SOT0/TOT2
P17_3/SIN9/OUT8
P09_0/PPG8/UBX
P09_7/OUT3/CS0
P09_6/OUT2/CS1
P09_5/OUT1/CS2
P09_4/OUT0/CS3
P09_1/PPG9/LBX
X1A/(P04_1) *1
X0A/(P04_0) *1
P08_6 / SOT1
P10_3/SOT5
P10_2/SCK5
P08_7/SCK1
P10_1/TX0
RSTX
MD2
MD1
MD0
Vcc
Vss
Vss
X1
X0
108 106 104 102 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73
107 105 103 101
Vss 109 72 Vcc
P00_1/AD01/INT9/SOT7_R/TTG9_R 110 71 UDM
P00_2/AD02/INT10/SIN7_R/TTG10_R 111 70 UDP
P00_3/AD03/INT11/SCK8_R/TTG11_R 112 69 Vcc3
P00_4/AD04/INT12/SOT8_R/PPG8_R 113 68 HCONX
P00_5/AD05/INT13/SIN8_R/PPG9_R 114 67 P15_3/AN35
P00_6/AD06/INT14/PPG10_R 115 66 P15_2/AN34
P00_7/AD07/INT15/PPG11_R 116 65 P15_1/AN33
P01_0/AD08/TIN1/CKOT1/TTG16_R 117 64 P15_0/AN32
P01_1/AD09/TOT1/CKOTX1/TTG17_R 118 63 P14_7/AN31
P01_2/AD10/SIN3/INT11_R/TTG18_R 119 62 P14_6/AN30
P01_3/AD11/SOT3/TTG19_R 120 61 P14_5/AN29
P01_4/AD12/SCK3/PPG16_R 121 60 P14_4/AN28
P01_5/AD13/SIN2_R/INT7_R/PPG17_R 122 59 P14_3/AN27
P01_6/AD14/SOT2_R/PPG18_R 123 58 P14_2/AN26
P01_7/AD15/SCK2_R/PPG19_R
P02_0/A16/PPG12/CKOT1_R
124
125
LQFP - 144 57
56
P14_1/AN25
P14_0/AN24
P02_1/A17/PPG13 126 55 P07_7/AN23/INT7/SIN9_R
P02_2/A18/PPG14/CKOT0_R 127 54 P07_6/AN22/INT6/SOT9_R
P02_3/A19/PPG15 128 Package code (mold) 53 P07_5/AN21/INT5/SCK9_R
P07_4/AN20/INT4
P02_4/A20/IN0/TTG0/TTG8
P02_5/A21/IN1/TTG1/TTG9/ADTG_R
129
130
FPT-144P-M08 52
51 P07_3/AN19/INT3
P03_0/ALE/IN4/TTG4/TTG12/TOT0_R 133 48 P07_0/AN16/INT0/NMI
P03_1/RDX/IN5/TTG5/TTG13/TOT2_R 134 47 AVss
*2 AVRL
P03_2/WR(L)X/INT10_R/RX2 135 46
*2 AVRH
P03_3/WRHX/TX2 136 45
P03_4/HRQ/OUT4 137 44 AVcc
P03_5/HAKX/OUT5 138 43 P06_7/AN7/PPG7
P03_6/RDY/OUT6 139 42 P06_6/AN6/PPG6
P03_7/ECLK/OUT7 140 41 P06_5/AN5/PPG5/CS5_R
P11_6/IN4_R/A2 143 38 P06_2/AN2/PPG2/CS2_R
Vcc 144 37 Vss
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
*2
*2
*2
*2
P13_3/TOT3_R/A15
P04_6/SDA1
P04_4/SDA0/FRCK0/TIN0_R
P05_4/AN12/TOT3/INT2_R
P05_1/AN9/ALARM1/SOT2
C
P13_4/PPG16
P13_5 / PPG17
P04_7/SCL1
Vss
P04_5/SCL0/FRCK1/TIN2_R
P05_5/AN13/INT0_R/NMI_R
Vcc
P12_2/PPG0_R/A6
P12_3/PPG1_R/A7
P12_4/PPG2_R/A8
P12_5/PPG3_R/A9
P13_6/PPG18/IN8
P13_7/PPG19/IN9
P05_2/AN10/SCK2
P12_6/PPG4_R/A10
P13_0/PPG6_R/A12
P05_7/AN15/INT5_R/OUT10_R
P05_0/AN8/ALARM0/SIN2/INT3_R1
P05_3/AN11/TIN3/WOT
P13_1/PPG7_R/A13
P13_2/TIN3_R/A14
P05_6/AN14/INT4_R
P11_7/IN5_R/A3
P12_7/PPG5_R/A11
P12_1/TX2_R/A5
P12_0/RX2_R/INT6_R/A4
P04_3/IN7/TX1/TTG7/TTG15
P04_2/IN6/RX1/INT9_R/TTG6/TTG14
*1: Devices with suffix W: X0A, X1A

Devices with suffix S: P04_0, P04_1
*2: TX1, RX1, TX2, RX2, TX2_R, RX2_R not available on MB96F336U
(FPT-144P-M08)

MB96330 Series
4. Pin Function Description

Pin Function description (1 of 3)
Pin name Feature Description
External bus interface (non multiplexed mode) data input/output. External

ADn External bus
bus interface (multiplexed mode) address output and data input/output
ADTG ADC A/D converter trigger input
ADTG_R ADC Relocated A/D converter trigger input
ALARMn Alarm comparator Alarm Comparator n input
ALE External bus External bus Address Latch Enable output
An External bus External bus non-multiplexed address output
ANn ADC A/D converter channel n input
AVCC Supply Analog circuits power supply
AVRH ADC A/D converter high reference voltage input
AVRL ADC A/D converter low reference voltage input
AVSS Supply Analog circuits power supply
C Voltage regulator Internally regulated power supply stabilization capacitor pin
CKOTn Clock output function Clock Output function n output
CKOTn_R Clock output function Relocated Clock Output function n output
CKOTXn Clock output function Clock Output function n inverted output
CKOTXn_R Clock output function Relocated Clock Output function n inverted output
ECLK External bus External bus clock output
CSn External bus External bus chip select n output
CSn_R External bus Relocated External bus chip select n output
FRCKn Free Running Timer Free Running Timer n input
FRCKn_R Free Running Timer Relocated Free Running Timer n input
HAKX External bus External bus Hold Acknowledge
HCONX USB USB connection to host or hub
HRQ External bus External bus Hold Request
INn ICU Input Capture Unit n input
INn_R ICU Relocated Input Capture Unit n input
INTn External Interrupt External Interrupt n input
INTn_R External Interrupt Relocated External Interrupt n input
LBX External bus External Bus Interface Lower Byte select strobe output

MB96330 Series
MDn Core Input pins for specifying the operating mode.
NMI External Interrupt Non-Maskable Interrupt input
NMI_R External Interrupt Relocated Non-Maskable Interrupt input
OUTn OCU Output Compare Unit n waveform output
OUTn_R OCU Relocated Output Compare Unit n waveform output
Pxx_n GPIO General purpose IO
PPGn PPG Programmable Pulse Generator n output
PPGn_R PPG Relocated Programmable Pulse Generator n output
RDX External bus External bus interface read strobe output
RDY External bus External bus interface external wait state request input
RSTX Core Reset input
RXn CAN CAN interface n RX input
RXn_R CAN Relocated CAN interface n RX input
SCKn USART USART n serial clock input/output
SCKn_R USART Relocated USART n serial clock input/output
SCLn I2C I2C interface n clock I/O input/output
SDAn I2C I2C interface n serial data I/O input/output
SINn USART USART n serial data input
SINn_R USART Relocated USART n serial data input
SOTn USART USART n serial data output
SOTn_R USART Relocated USART n serial data output
TINn Reload Timer Reload Timer n event input
TINn_R Reload Timer Relocated Reload Timer n event input
TOTn Reload Timer Reload Timer n output
TOTn_R Reload Timer Relocated Reload Timer n output
TTGn PPG Programmable Pulse Generator n trigger input
TTGn_R PPG Relocated Programmable Pulse Generator n trigger input
TXn CAN CAN interface n TX output
TXn_R CAN Relocated CAN interface n TX output
UBX External bus External Bus Interface Upper Byte select strobe output
UDM USB USB minus

MB96330 Series
UDP USB USB plus
VCC Supply Power supply
VCC3 Supply USB Power supply
VSS Supply Power supply
WOT RTC Real Timer clock output
WRHX External bus External bus High byte write strobe output
WRLX/WRX External bus External bus Low byte / Word write strobe output
X0 Clock Oscillator input
X0A Clock Subclock Oscillator input (only for devices with suffix “W”)
X1 Clock Oscillator output
X1A Clock Subclock Oscillator output (only for devices with suffix “W”)

MB96330 Series
5. Pin Circuit Type

FPT-144P-M08
Pin no. Circuit type *1
MB96(F)33xY/R MB96(F)33xU (USB device)
1 Supply
2 F
3 to 21 H
22 to 25 N
26 to 35 I
36, 37 Supply
38 to 43 I
44 Supply
45 G
46 to 47 Supply
48 to 67 I
68 I O
69 I Supply (3.3V)
70, 71 I P
72, 73 Supply
74 to 76 C
77, 78 A
79 Supply
80, 81 B *2
80, 81 H *3
82 E
83 to 107 H
108, 109 Supply
110 to 143 H
144 Supply
*1: Please refer to 6.“I/O Circuit Type” for details on the I/O circuit types
*2: Devices with suffix “W”
*3: Devices without suffix “W”

MB96330 Series
6. I/O Circuit Type
Type Circuit Remarks
X1
R High-speed oscillation circuit:
• Programmable between oscillation mode (external
crystal or resonator connected to X0/X1 pins) and
0 Xout Fast external Clock Input (FCI) mode (external clock
A MRFBE
1 connected to X0 pin)
• Programmable feedback resistor = approx.
2 * 0.5 M. Feedback resistor is grounded in the
R FCI center when the oscillator is disabled or in FCI mode
X0
FCI or osc disable
Xout
X1A
R
Low-speed oscillation circuit:
• Programmable feedback resistor = approx.20MΩ
B SRFBE (X1A: 19.5MΩ, X0A: 0.5MΩ) Feedback resistor is
grounded in the center when the oscillator is
disabled
R
X0A
osc disable
• Mask ROM and EVA device:

R CMOS Hysteresis input pin
C Hysteresis • Flash device:
inputs
CMOS input pin
Pull-up • CMOS Hysteresis input pin

E
Resistor • Pull-up resistor value: approx. 50 k
R
Hysteresis
inputs

MB96330 Series
F • Power supply input protection circuit
ANE • A/D converter ref+ (AVRH) power supply input pin

with protection circuit
G AVR • Flash devices do not have a protection circuit against
VCC for pins AVRH
ANE
pull-up control
Pout
Nout • CMOS level output (programmable IOL = 5mA,

IOH = -5mA and IOL = 2mA, IOH = -2mA)
R
• 2 different CMOS hysteresis inputs with input
H Standby control
Hysteresis input shutdown function
for input shutdown • Automotive input with input shutdown function
• TTL input with input shutdown function
Standby control Hysteresis input • Programmable pull-up resistor: 50k approx.
for input shutdown
Standby control Automotive input

for input shutdown
Standby control TTL input

for input shutdown

MB96330 Series
Pull-up control
Pout
Nout • CMOS level output (programmable IOL = 5mA,

IOH = -5mA and IOL = 2mA, IOH = -2mA)
R
• 2 different CMOS hysteresis inputs with input
I Standby control
Hysteresis input shutdown function
for input shutdown • Automotive input with input shutdown function
• TTL input with input shutdown function.
for input shutdown • Analog input

for input shutdown

for input shutdown
Analog input
pull-up control
Pout
Nout
• CMOS level output (IOL = 3mA, IOH = -3mA)
R • 2 different CMOS hysteresis inputs with input
shutdown function
N Standby control Hysteresis input
• Automotive input with input shutdown function
for input shutdown
• TTL input with input shutdown function
for input shutdown

for input shutdown

for input shutdown

MB96330 Series
pull-up control
Pout (Always disabled)
Nout
Hysteresis input
Standby control for HCONX
O input shutdown
• Available only for device with suffix “U”
Standby control for Hysteresis input
input shutdown
Standby control for Automotive inputs

input shutdown
Standby control for TTL input

input shutdown
Analog input
D+ Input
D- Input
D+
USB IO cell: UDP and UDM
P Differential
Input
• Available only for device with suffix “U”
D-
Direction
D+ output
D- output

MB96330 Series
7. Memory Map
MB96V300B MB96(F)33x
FF:FFFFH
USER ROM /
Emulation ROM
External Bus*4
DE:0000H
External Bus External Bus
10:0000H
Boot-ROM Boot-ROM
0F:E000H
Reserved
0E:0000H
Reserved
External RAM
02:0000H
Reserved
Internal RAM RAMEND1*2 Internal RAM RAM availability de-
bank 1 RAMSTART12 bank 1 pending on the device
01:0000H Reserved
ROM/RAM MIRROR ROM/RAM MIRROR

00:8000H
Internal RAM
*2 bank 0
RAMSTART0
Internal RAM Reserved
bank 0 External Bus end
address*2
RAMSTART0* External Bus
External Bus
00:0C00H
Peripherals Peripherals
00:0380H
00:0180H
GPR*1 GPR*1
DMA DMA
00:0100H
External Bus External Bus

00:00F0H
Peripheral Peripheral
00:0000H
*1: Unused GPR banks can be used as RAM area

*2: For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.
*3: For EVA device, RAMSTART0 depends on the configuration of the emulated device.
*4: For details about USER ROM area, see the 9.“User ROM Memory Map For Flash Devices” on the following
pages.
The External Bus area and DMA area are only available if the device contains the corresponding resource.
The available RAM and ROM area depends on the device.

MB96330 Series
8. RAMSTART/END and External Bus End Addresses
Bank 0 RAM Bank 1 RAM External Bus end

Devices RAMSTART0 RAMSTART1 RAMEND1
size size address
MB96F336 24KByte - 00:11FFH 00:2240H - -
MB96F338, MB96338 28KByte 4kB 00:11FFH 00:1240H 01:8000H 01:8FFFH

MB96330 Series
9. User ROM Memory Map For Flash Devices
MB96F338Y
MB96F338R
MB96F336U MB96F338U
Alternative mode Flash memory Flash size Flash size

CPU address mode address 288kByte 544kByte
FF:FFFFH 3F:FFFFH
FF:0000H 3F:0000H
S39 - 64K S39 - 64K
FE:FFFFH 3E:FFFFH
FE:0000H 3E:0000H
S38 - 64K S38 - 64K
FD:FFFFH 3D:FFFFH
FD:0000H 3D:0000H
S37 - 64K S37 - 64K
FC:FFFFH 3C:FFFFH
FC:0000H 3C:0000H
S36 - 64K S36 - 64K
FB:FFFFH 3B:FFFFH
Flash A
FB:0000H 3B:0000H
S35 - 64K
FA:FFFFH 3A:FFFFH
FA:0000H 3A:0000H
S34 - 64K
F9:FFFFH 39:FFFFH
F9:0000H 39:0000H
S33 - 64K
F8:FFFFH 38:FFFFH
F8:0000H 38:0000H
S32 - 64K
F7:FFFFH 37:FFFFH
F7:0000H 37:0000H
F6:FFFFH 36:FFFFH
F6:0000H 36:0000H
F5:FFFFH 35:FFFFH
F5:0000H 35:0000H External bus
F4:FFFFH 34:FFFFH
F4:0000H 34:0000H
F3:FFFFH 33:FFFFH
F3:0000H 33:0000H External bus
F2:FFFFH 32:FFFFH
F2:0000H 32:0000H
F1:FFFFH 31:FFFFH
F1:0000H 31:0000H
F0:FFFFH 30:FFFFH
F0:0000H 30:0000H
E0:FFFFH
E0:0000H
DF:FFFFH
Reserved Reserved
DF:8000H
DF:7FFFH 1F:7FFFH
DF:6000H 1F:6000H
SA3 - 8K SA3 - 8K
DF:5FFFH 1F:5FFFH
DF:4000H 1F:4000H
SA2 - 8K SA2 - 8K
DF:3FFFH 1F:3FFFH
Flash A
DF:2000H 1F:2000H
SA1 - 8K SA1 - 8K
DF:1FFFH 1F:1FFFH
DF:0000H 1F:0000H SA0 - 8K *1 SA0 - 8K *1
DE:FFFFH
Reserved Reserved
DE:0000H
*1: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000H - DF:007FH

MB96330 Series
10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD[2:0] = 010)
MB96F33x
Pin number
Normal function
USART Number
LQFP-144
85 SIN0
86 USART0 SOT0
87 SCK0
88 SIN1
89 USART1 SOT1
90 SCK1
26 SIN2
27 USART2 SOT2
28 SCK2
Note: If a Flash programmer and its software needs to use a handshaking pin, Cypress suggests to the tool vendor to support at least
port P00_1 on pin 110.
If handshaking is used by the tool but P00_1 is not available in customer’s application, Cypress suggests to the customer to
check the tool manual or to contact the tool vendor for alternative handshaking pins.

MB96330 Series
11. I/O Map

I/O map MB96(F)33x (1 of 40)
Abbreviation Abbreviation
Address Register Access
8-bit access 16-bit access
000000H I/O Port P00 - Port Data Register PDR00 R/W
00000AH I/O Port P10 - Port Data Register PDR10 R/W
00000BH I/O Port P11 - Port Data Register PDR11 R/W
00000CH I/O Port P12 - Port Data Register PDR12 R/W
00000DH I/O Port P13 - Port Data Register PDR13 R/W
00000EH I/O Port P14 - Port Data Register PDR14 R/W
00000FH I/O Port P15 - Port Data Register PDR15 R/W
000010H Reserved -
000012H-
Reserved -
000017H
000018H ADC0 - Control Status register Low ADCSL ADCS R/W
000019H ADC0 - Control Status register High ADCSH R/W
00001AH ADC0 - Data Register Low ADCRL ADCR R
00001BH ADC0 - Data Register High ADCRH R
00001CH ADC0 - Setting Register ADSR R/W
00001DH ADC0 - Setting Register R/W
00001EH ADC0 - Extended Configuration Register ADECR R/W
00001FH Reserved -
000020H FRT0 - Data register of free-running timer TCDT0 R/W
000021H FRT0 - Data register of free-running timer R/W

MB96330 Series
I/O map MB96(F)33x (2 of 40)
000022H FRT0 - Control status register of free-running timer Low TCCSL0 TCCS0 R/W
000023H FRT0 - Control status register of free-running timer High TCCSH0 R/W
000028H OCU0 - Output Compare Control Status OCS0 R/W
00002AH OCU0 - Compare Register OCCP0 R/W
00002BH OCU0 - Compare Register R/W
00002CH OCU1 - Compare Register OCCP1 R/W
00002DH OCU1 - Compare Register R/W
00002EH OCU2 - Output Compare Control Status OCS2 R/W
00002FH OCU3 - Output Compare Control Status OCS3 R/W
000030H OCU2 - Compare Register OCCP2 R/W
000031H OCU2 - Compare Register R/W
00003AH OCU6 - Output Compare Control Status OCS6 R/W
00003BH OCU7 - Output Compare Control Status OCS7 R/W
00003EH OCU7 - Compare Register OCCP7 R/W
00003FH OCU7 - Compare Register R/W

MB96330 Series
I/O map MB96(F)33x (3 of 40)
000040H ICU0/ICU1 - Control Status Register ICS01 R/W
000041H ICU0/ICU1 - Edge register ICE01 R/W
000042H ICU0 - Capture Register Low IPCPL0 IPCP0 R
000043H ICU0 - Capture Register High IPCPH0 R
00004AH ICU3 - Capture Register Low IPCPL3 IPCP3 R
00004BH ICU3 - Capture Register High IPCPH3 R
00004CH ICU4/ICU5 - Control Status Register ICS45 R/W
00004DH ICU4/ICU5 - Edge register ICE45 R/W
00004EH ICU4 - Capture Register Low IPCPL4 IPCP4 R
00004FH ICU4 - Capture Register High IPCPH4 R
000058H EXTINT0 - External Interrupt Enable Register ENIR0 R/W
000059H EXTINT0 - External Interrupt Interrupt request Register EIRR0 R/W
00005AH EXTINT0 - External Interrupt Level Select Low ELVRL0 ELVR0 R/W
00005BH EXTINT0 - External Interrupt Level Select High ELVRH0 R/W
00005CH EXTINT1 - External Interrupt Enable Register ENIR1 R/W
00005DH EXTINT1 - External Interrupt Interrupt request Register EIRR1 R/W

MB96330 Series
I/O map MB96(F)33x (4 of 40)
00005EH EXTINT1 - External Interrupt Level Select Low ELVRL1 ELVR1 R/W
00005FH EXTINT1 - External Interrupt Level Select High ELVRH1 R/W
000060H RLT0 - Timer Control Status Register Low TMCSRL0 TMCSR0 R/W
000061H RLT0 - Timer Control Status Register High TMCSRH0 R/W
000062H RLT0 - Reload Register - for writing TMRLR0 W
000062H RLT0 - Reload Register - for reading TMR0 R
000063H RLT0 - Reload Register - for writing W
000063H RLT0 - Reload Register - for reading R
000066H RLT1 - Reload Register - for writing TMRLR1 W
000066H RLT1 - Reload Register - for reading TMR1 R
000067H RLT1 - Reload Register - for writing W
000067H RLT1 - Reload Register - for reading R
00006AH RLT2 - Reload Register - for writing TMRLR2 W
00006AH RLT2 - Reload Register - for reading TMR2 R
00006BH RLT2 - Reload Register - for writing W
00006BH RLT2 - Reload Register - for reading R
00006CH RLT3 - Timer Control Status Register Low TMCSRL3 TMCSR3 R/W
00006DH RLT3 - Timer Control Status Register High TMCSRH3 R/W
00006EH RLT3 - Reload Register - for writing TMRLR3 W
00006EH RLT3 - Reload Register - for reading TMR3 R
00006FH RLT3 - Reload Register - for writing W
00006FH RLT3 - Reload Register - for reading R
RLT6 - Timer Control Status Register Low (dedic. RLT for

000070H TMCSRL6 TMCSR6 R/W
PPG)
RLT6 - Timer Control Status Register High (dedic. RLT for

000071H TMCSRH6 R/W
PPG)
000072H RLT6 - Reload Register (dedic. RLT for PPG) - for writing TMRLR6 W

MB96330 Series
I/O map MB96(F)33x (5 of 40)
000072H RLT6 - Reload Register (dedic. RLT for PPG) - for reading TMR6 R
000073H RLT6 - Reload Register (dedic. RLT for PPG) - for writing W
000073H RLT6 - Reload Register (dedic. RLT for PPG) - for reading R
000074H PPG3-PPG0 - General Control register 1 Low GCN1L0 GCN10 R/W
000075H PPG3-PPG0 - General Control register 1 High GCN1H0 R/W
000078H PPG0 - Timer register PTMR0 R
000079H PPG0 - Timer register R
00007AH PPG0 - Period setting register PCSR0 W
00007BH PPG0 - Period setting register W
00007CH PPG0 - Duty cycle register PDUT0 W
00007DH PPG0 - Duty cycle register W
00007EH PPG0 - Control status register Low PCNL0 PCN0 R/W
00007FH PPG0 - Control status register High PCNH0 R/W
000082H PPG1 - Period setting register PCSR1 W
000083H PPG1 - Period setting register W
000084H PPG1 - Duty cycle register PDUT1 W
000085H PPG1 - Duty cycle register W
000086H PPG1 - Control status register Low PCNL1 PCN1 R/W
000087H PPG1 - Control status register High PCNH1 R/W

MB96330 Series
I/O map MB96(F)33x (6 of 40)
00009AH PPG7-PPG4 - General Control register 2 Low GCN2L1 GCN21 R/W
00009BH PPG7-PPG4 - General Control register 2 High GCN2H1 R/W
00009CH PPG4 - Timer register PTMR4 R
00009DH PPG4 - Timer register R
00009EH PPG4 - Period setting register PCSR4 W
00009FH PPG4 - Period setting register W
0000A0H PPG4 - Duty cycle register PDUT4 W
0000A1H PPG4 - Duty cycle register W
0000A2H PPG4 - Control status register Low PCNL4 PCN4 R/W
0000A3H PPG4 - Control status register High PCNH4 R/W
0000A4H PPG5 - Timer register PTMR5 R
0000A5H PPG5 - Timer register R
0000A6H PPG5 - Period setting register PCSR5 W
0000A7H PPG5 - Period setting register W
0000AAH PPG5 - Control status register Low PCNL5 PCN5 R/W
0000ABH PPG5 - Control status register High PCNH5 R/W
0000ACH I2C0 - Bus Status Register IBSR0 R

MB96330 Series
I/O map MB96(F)33x (7 of 40)
0000ADH I2C0 - Bus Control Register IBCR0 R/W
0000AEH I2C0 - Ten bit Slave address Register Low ITBAL0 ITBA0 R/W
0000AFH 2
I C0 - Ten bit Slave address Register High ITBAH0 R/W
0000B0H I2C0 - Ten bit Address mask Register Low ITMKL0 ITMK0 R/W
0000B1H I2C0 - Ten bit Address mask Register High ITMKH0 R/W
0000B2H I2C0 - Seven bit Slave address Register ISBA0 R/W
0000B3H I2C0 - Seven bit Address mask Register ISMK0 R/W
0000B4H I2C0 - Data Register IDAR0 R/W
0000B5H I2C0 - Clock Control Register ICCR0 R/W
0000B6H I2C1 - Bus Status Register IBSR1 R
0000B7H I2C1 - Bus Control Register IBCR1 R/W
0000B8H I2C1 - Ten bit Slave address Register Low ITBAL1 ITBA1 R/W
0000B9H I2C1 - Ten bit Slave address Register High ITBAH1 R/W
0000BAH I2C1 - Ten bit Address mask Register Low ITMKL1 ITMK1 R/W
0000BBH I2C1 - Ten bit Address mask Register High ITMKH1 R/W
0000BCH I2C1 - Seven bit Slave address Register ISBA1 R/W
0000BDH I2C1 - Seven bit Address mask Register ISMK1 R/W
0000BEH I2C1 - Data Register IDAR1 R/W
0000BFH I2C1 - Clock Control Register ICCR1 R/W
0000C0H USART0 - Serial Mode Register SMR0 R/W
0000C1H USART0 - Serial Control Register SCR0 R/W
0000C2H USART0 - TX Register TDR0 W
0000C2H USART0 - RX Register RDR0 R
0000C3H USART0 - Serial Status SSR0 R/W
0000C4H USART0 - Control/Com. Register ECCR0 R/W
0000C5H USART0 - Ext. Status Register ESCR0 R/W
0000C6H USART0 - Baud Rate Generator Register Low BGRL0 BGR0 R/W
0000C7H USART0 - Baud Rate Generator Register High BGRH0 R/W
0000C8H USART0 - Extended Serial Interrupt Register ESIR0 R/W
0000C9H Reserved -

MB96330 Series
I/O map MB96(F)33x (8 of 40)
0000CAH USART1 - Serial Mode Register SMR1 R/W
0000CBH USART1 - Serial Control Register SCR1 R/W
0000CCH USART1 - TX Register TDR1 W
0000CCH USART1 - RX Register RDR1 R
0000CDH USART1 - Serial Status SSR1 R/W
0000CEH USART1 - Control/Com. Register ECCR1 R/W
0000CFH USART1 - Ext. Status Register ESCR1 R/W
0000D0H USART1 - Baud Rate Generator Register Low BGRL1 BGR1 R/W
0000D1H USART1 - Baud Rate Generator Register High BGRH1 R/W
0000D2H USART1 - Extended Serial Interrupt Register ESIR1 R/W
0000D3H Reserved -
0000D4H USART2 - Serial Mode Register SMR2 R/W
0000D5H USART2 - Serial Control Register SCR2 R/W
0000D6H USART2 - TX Register TDR2 W
0000D6H USART2 - RX Register RDR2 R
0000D7H USART2 - Serial Status SSR2 R/W
0000D8H USART2 - Control/Com. Register ECCR2 R/W
0000D9H USART2 - Ext. Status Register ESCR2 R/W
0000DAH USART2 - Baud Rate Generator Register Low BGRL2 BGR2 R/W
0000DBH USART2 - Baud Rate Generator Register High BGRH2 R/W
0000DCH USART2 - Extended Serial Interrupt Register ESIR2 R/W
0000DDH Reserved -
0000DEH USART3 - Serial Mode Register SMR3 R/W
0000DFH USART3 - Serial Control Register SCR3 R/W
0000E0H USART3 - TX Register TDR3 W
0000E0H USART3 - RX Register RDR3 R
0000E1H USART3 - Serial Status SSR3 R/W
0000E2H USART3 - Control/Com. Register ECCR3 R/W
0000E3H USART3 - Ext. Status Register ESCR3 R/W
0000E4H USART3 - Baud Rate Generator Register Low BGRL3 BGR3 R/W

MB96330 Series
I/O map MB96(F)33x (9 of 40)
0000E5H USART3 - Baud Rate Generator Register High BGRH3 R/W
0000E6H USART3 - Extended Serial Interrupt Register ESIR3 R/W
0000E7H-
Reserved -
0000EFH
0000F0H-000
External Bus area EXTBUS0 R/W
0FFH
000100H DMA0 - Buffer address pointer low byte BAPL0 R/W
000101H DMA0 - Buffer address pointer middle byte BAPM0 R/W
000102H DMA0 - Buffer address pointer high byte BAPH0 R/W
000103H DMA0 - DMA control register DMACS0 R/W
000104H DMA0 - I/O register address pointer low byte IOAL0 IOA0 R/W
000105H DMA0 - I/O register address pointer high byte IOAH0 R/W
000106H DMA0 - Data counter low byte DCTL0 DCT0 R/W
000107H DMA0 - Data counter high byte DCTH0 R/W
00010AH DMA1 - Buffer address pointer high byte BAPH1 R/W
00010BH DMA1 - DMA control register DMACS1 R/W
00010CH DMA1 - I/O register address pointer low byte IOAL1 IOA1 R/W
00010DH DMA1 - I/O register address pointer high byte IOAH1 R/W
00010EH DMA1 - Data counter low byte DCTL1 DCT1 R/W
00010FH DMA1 - Data counter high byte DCTH1 R/W

MB96330 Series
I/O map MB96(F)33x (10 of 40)

MB96330 Series
I/O map MB96(F)33x (11 of 40)
000150H-
Reserved -
00017FH
000180H-
CPU - General Purpose registers (RAM access) GPR_RAM R/W
00037FH
000380H DMA0 - Interrupt select DISEL0 R/W

MB96330 Series
I/O map MB96(F)33x (12 of 40)
00038AH-
Reserved -
00038FH
000390H DMA - Status register low byte DSRL DSR R/W
000391H DMA - Status register high byte DSRH R/W
000392H DMA - Stop status register low byte DSSRL DSSR R/W
000393H DMA - Stop status register high byte DSSRH R/W
000394H DMA - Enable register low byte DERL DER R/W
000395H DMA - Enable register high byte DERH R/W
000396H-
Reserved -
00039FH
0003A0H Interrupt level register ILR ICR R/W
0003A1H Interrupt index register IDX R/W
0003A2H Interrupt vector table base register Low TBRL TBR R/W
0003A3H Interrupt vector table base register High TBRH R/W
0003A4H Delayed Interrupt register DIRR R/W
0003A5H Non Maskable Interrupt register NMI R/W
0003A6H-
Reserved -
0003ABH
0003ACH EDSU communication interrupt selection Low EDSU2L EDSU2 R/W
0003ADH EDSU communication interrupt selection High EDSU2H R/W
0003AEH ROM mirror control register ROMM R/W
0003AFH EDSU configuration register EDSU R/W
0003B0H Memory patch control/status register ch 0/1 PFCS0 R/W
0003B1H Memory patch control/status register ch 0/1 R/W

MB96330 Series
I/O map MB96(F)33x (13 of 40)
0003B8H Memory Patch function - Patch address 0 low PFAL0 R/W
0003B9H Memory Patch function - Patch address 0 middle PFAM0 R/W
0003BAH Memory Patch function - Patch address 0 high PFAH0 R/W
0003BBH Memory Patch function - Patch address 1 low PFAL1 R/W
0003BCH Memory Patch function - Patch address 1 middle PFAM1 R/W
0003BDH Memory Patch function - Patch address 1 high PFAH1 R/W
0003BEH Memory Patch function - Patch address 2 low PFAL2 R/W
0003BFH Memory Patch function - Patch address 2 middle PFAM2 R/W
0003C0H Memory Patch function - Patch address 2 high PFAH2 R/W
0003C1H Memory Patch function - Patch address 3 low PFAL3 R/W
0003C2H Memory Patch function - Patch address 3 middle PFAM3 R/W
0003CAH Memory Patch function - Patch address 6 low PFAL6 R/W
0003CBH Memory Patch function - Patch address 6 middle PFAM6 R/W
0003CCH Memory Patch function - Patch address 6 high PFAH6 R/W
0003CDH Memory Patch function - Patch address 7 low PFAL7 R/W
0003CEH Memory Patch function - Patch address 7 middle PFAM7 R/W
0003CFH Memory Patch function - Patch address 7 high PFAH7 R/W

MB96330 Series
I/O map MB96(F)33x (14 of 40)
0003D0H Memory Patch function - Patch data 0 Low PFDL0 PFD0 R/W
0003D1H Memory Patch function - Patch data 0 High PFDH0 R/W
0003DAH Memory Patch function - Patch data 5 Low PFDL5 PFD5 R/W
0003DBH Memory Patch function - Patch data 5 High PFDH5 R/W
0003DCH Memory Patch function - Patch data 6 Low PFDL6 PFD6 R/W
0003DDH Memory Patch function - Patch data 6 High PFDH6 R/W
0003DEH Memory Patch function - Patch data 7 Low PFDL7 PFD7 R/W
0003DFH Memory Patch function - Patch data 7 High PFDH7 R/W
0003E0H-
Reserved -
0003F0H
0003F1H Memory Control Status Register A MCSRA R/W
0003F2H Memory Timing Configuration Register A Low MTCRAL MTCRA R/W
0003F3H Memory Timing Configuration Register A High MTCRAH R/W
0003F4H-
Reserved -
0003F8H
0003F9H Flash Memory Write Control register 1 FMWC1 R/W
0003FAH Flash Memory Write Control register 2 FMWC2 R/W
0003FBH Flash Memory Write Control register 3 FMWC3 R/W
0003FCH Flash Memory Write Control register 4 FMWC4 R/W
0003FDH Flash Memory Write Control register 5 FMWC5 R/W
0003FEH-
Reserved -
0003FFH
000400H Standby Mode control register SMCR R/W
000401H Clock select register CKSR R/W

MB96330 Series
I/O map MB96(F)33x (15 of 40)
000402H Clock Stabilization select register CKSSR R/W
000403H Clock monitor register CKMR R
000404H Clock Frequency control register Low CKFCRL CKFCR R/W
000405H Clock Frequency control register High CKFCRH R/W
000406H PLL Control register Low PLLCRL PLLCR R/W
000407H PLL Control register High PLLCRH R/W
000408H RC clock timer control register RCTCR R/W
000409H Main clock timer control register MCTCR R/W
00040AH Sub clock timer control register SCTCR R/W
00040BH Reset cause and clock status register with clear function RCCSRC R
00040CH Reset configuration register RCR R/W
00040DH Reset cause and clock status register RCCSR R
00040EH Watch dog timer configuration register WDTC R/W
00040FH Watch dog timer clear pattern register WDTCP W
000410H-
Reserved -
000414H
000415H Clock output activation register COAR R/W
000416H Clock output configuration register 0 COCR0 R/W
000417H Clock output configuration register 1 COCR1 R/W
000418H Clock Modulator control register CMCR R/W
000419H Reserved -
00041AH Clock Modulator Parameter register Low CMPRL CMPR R/W
00041BH Clock Modulator Parameter register High CMPRH R/W
00041CH-
Reserved -
00042BH
00042CH Voltage Regulator Control register VRCR R/W
00042DH Clock Input and LVD Control Register CILCR R/W
00042EH-
Reserved -
00042FH
000430H I/O Port P00 - Data Direction Register DDR00 R/W

MB96330 Series
I/O map MB96(F)33x (16 of 40)
00043AH I/O Port P10 - Data Direction Register DDR10 R/W
00043BH I/O Port P11 - Data Direction Register DDR11 R/W
00043CH I/O Port P12 - Data Direction Register DDR12 R/W
00043DH I/O Port P13 - Data Direction Register DDR13 R/W
00043EH I/O Port P14 - Data Direction Register DDR14 R/W
00043FH I/O Port P15 - Data Direction Register DDR15 R/W
000440H Reserved -
000442H-
Reserved -
000443H
000444H I/O Port P00 - Port Input Enable Register PIER00 R/W
00044AH I/O Port P06 - Port Input Enable Register PIER06 R/W
00044BH I/O Port P07 - Port Input Enable Register PIER07 R/W
00044CH I/O Port P08 - Port Input Enable Register PIER08 R/W
00044DH I/O Port P09 - Port Input Enable Register PIER09 R/W
00044EH I/O Port P10 - Port Input Enable Register PIER10 R/W
00044FH I/O Port P11 - Port Input Enable Register PIER11 R/W

MB96330 Series
I/O map MB96(F)33x (17 of 40)
000454H Reserved -
000456H-
Reserved -
000457H
000458H I/O Port P00 - Port Input Level Register PILR00 R/W
00045AH I/O Port P02 - Port Input Level Register PILR02 R/W
00045BH I/O Port P03 - Port Input Level Register PILR03 R/W
00045CH I/O Port P04 - Port Input Level Register PILR04 R/W
00045DH I/O Port P05 - Port Input Level Register PILR05 R/W
00045EH I/O Port P06 - Port Input Level Register PILR06 R/W
00045FH I/O Port P07 - Port Input Level Register PILR07 R/W
000468H Reserved -
00046AH-
Reserved -
00046BH
00046CH I/O Port P00 - Extended Port Input Level Register EPILR00 R/W
00046DH I/O Port P01 - Extended Port Input Level Register EPILR01 R/W
00046EH I/O Port P02 - Extended Port Input Level Register EPILR02 R/W
00046FH I/O Port P03 - Extended Port Input Level Register EPILR03 R/W
000470H I/O Port P04 - Extended Port Input Level Register EPILR04 R/W

MB96330 Series
I/O map MB96(F)33x (18 of 40)
00047AH I/O Port P14 - Extended Port Input Level Register EPILR14 R/W
00047BH I/O Port P15 - Extended Port Input Level Register EPILR15 R/W
00047CH Reserved -
00047DH I/O Port P17 - Extended Port Input Level Register EPILR17 R/W
00047EH-
Reserved -
00047FH
000480H I/O Port P00 - Port Output Drive Register PODR00 R/W
00048AH I/O Port P10 - Port Output Drive Register PODR10 R/W
00048BH I/O Port P11 - Port Output Drive Register PODR11 R/W
00048CH I/O Port P12 - Port Output Drive Register PODR12 R/W
00048DH I/O Port P13 - Port Output Drive Register PODR13 R/W
00048EH I/O Port P14 - Port Output Drive Register PODR14 R/W
00048FH I/O Port P15 - Port Output Drive Register PODR15 R/W

MB96330 Series
I/O map MB96(F)33x (19 of 40)
000490H Reserved -
000492H-
Reserved -
00049BH
00049CH I/O Port P08 - Port High Drive Register PHDR08 R/W
00049DH I/O Port P09 - Port High Drive Register PHDR09 R/W
00049EH I/O Port P10 - Port High Drive Register PHDR10 R/W
00049FH-
Reserved -
0004A7H
0004A8H I/O Port P00 - Pull-Up resistor Control Register PUCR00 R/W
0004A9H I/O Port P01 - Pull-Up resistor Control Register PUCR01 R/W
0004AAH I/O Port P02 - Pull-Up resistor Control Register PUCR02 R/W
0004ABH I/O Port P03 - Pull-Up resistor Control Register PUCR03 R/W
0004ACH I/O Port P04 - Pull-Up resistor Control Register PUCR04 R/W
0004ADH I/O Port P05 - Pull-Up resistor Control Register PUCR05 R/W
0004AEH I/O Port P06 - Pull-Up resistor Control Register PUCR06 R/W
0004AFH I/O Port P07 - Pull-Up resistor Control Register PUCR07 R/W
0004B0H I/O Port P08 - Pull-Up resistor Control Register PUCR08 R/W
0004B8H Reserved -
0004BAH-
Reserved -
0004BBH
0004BCH I/O Port P00 - External Pin State Register EPSR00 R
0004BDH I/O Port P01 - External Pin State Register EPSR01 R
0004BEH I/O Port P02 - External Pin State Register EPSR02 R

MB96330 Series
I/O map MB96(F)33x (20 of 40)
0004BFH I/O Port P03 - External Pin State Register EPSR03 R
0004C0H I/O Port P04 - External Pin State Register EPSR04 R
0004CAH I/O Port P14 - External Pin State Register EPSR14 R
0004CBH I/O Port P15 - External Pin State Register EPSR15 R
0004CCH Reserved -
0004CDH I/O Port P17 - External Pin State Register EPSR17 R
0004CEH-
Reserved -
0004CFH
0004D0H ADC analog input enable register 0 ADER0 R/W
0004D5H Reserved -
0004D6H Peripheral Resource Relocation Register 0 PRRR0 R/W
0004DAH Peripheral Resource Relocation Register 4 PRRR4 R/W
0004DBH Peripheral Resource Relocation Register 5 PRRR5 R/W
0004DCH Peripheral Resource Relocation Register 6 PRRR6 R/W
0004DDH Peripheral Resource Relocation Register 7 PRRR7 R/W

MB96330 Series
I/O map MB96(F)33x (21 of 40)
0004DEH Peripheral Resource Relocation Register 8 PRRR8 R/W
0004DFH Peripheral Resource Relocation Register 9 PRRR9 R/W
0004E0H RTC - Sub Second Register L WTBRL0 WTBR0 R/W
0004E1H RTC - Sub Second Register M WTBRH0 R/W
0004E2H RTC - Sub-Second Register H WTBR1 R/W
0004E3H RTC - Second Register WTSR R/W
0004E4H RTC - Minutes WTMR R/W
0004E5H RTC - Hour WTHR R/W
0004E6H RTC - Timer Control Extended Register WTCER R/W
0004E7H RTC - Clock select register WTCKSR R/W
0004E8H RTC - Timer Control Register Low WTCRL WTCR R/W
0004E9H RTC - Timer Control Register High WTCRH R/W
0004EAH CAL - Calibration unit Control register CUCR R/W
0004EBH Reserved -
0004ECH CAL - Duration Timer Data Register Low CUTDL CUTD R/W
0004EDH CAL - Duration Timer Data Register High CUTDH R/W
0004EEH CAL - Calibration Timer Register 2 Low CUTR2L CUTR2 R
0004EFH CAL - Calibration Timer Register 2 High CUTR2H R
0004F0H CAL - Calibration Timer Register 1 Low CUTR1L CUTR1 R
0004F1H CAL - Calibration Timer Register 1 High CUTR1H R
0004F2H-
Reserved -
0004F9H
0004FAH RLT - Timer input select (for Cascading) TMISR R/W
0004FBH-
Reserved -
0004FFH

MB96330 Series
I/O map MB96(F)33x (22 of 40)
00050AH OCU8 - Compare Register OCCP8 R/W
00050BH OCU8 - Compare Register R/W
00050EH OCU10 - Output Compare Control Status OCS10 R/W
00050FH OCU11 - Output Compare Control Status OCS11 R/W
000515H ICU8/ICU9 - Edge Register ICE89 R/W
00051AH-
Reserved -
000529H
00052AH USART5 - Serial Mode Register SMR5 R/W
00052BH USART5 - Serial Control Register SCR5 R/W
00052CH USART5 - RX Register TDR5 W
00052CH USART5 - TX Register RDR5 R
00052DH USART5 - Serial Status SSR5 R/W
00052EH USART5 - Control/Com. Register ECCR5 R/W
00052FH USART5 - Ext. Status Register ESCR5 R/W
000530H USART5 - Baud Rate Generator Register Low BGRL5 BGR5 R/W
000531H USART5 - Baud Rate Generator Register High BGRH5 R/W

MB96330 Series
I/O map MB96(F)33x (23 of 40)
000532H USART5 - Extended Serial Interrupt Register ESIR5 R/W
000533H-
Reserved -
00053DH
00053EH USART7 - Serial Mode Register SMR7 R/W
00053FH USART7 - Serial Control Register SCR7 R/W
000540H USART7 - Serial TX Register TDR7 W
000540H USART7 - Serial RX Register RDR7 R
000541H USART7 - Serial Status Register SSR7 R/W
000542H USART7 - Ext. Control/Com. Register ECCR7 R/W
000543H USART7 - Ext. Status Com. Register ESCR7 R/W
000547H Reserved -
000548H USART8 - Serial Mode Register SMR8 R/W
000549H USART8 - Serial Control Register SCR8 R/W
00054AH USART8 - Serial TX Register TDR8 W
00054AH USART8 - Serial RX Register RDR8 R
00054BH USART8 - Serial Status Register SSR8 R/W
00054CH USART8 - Ext. Control/Com. Register ECCR8 R/W
00054DH USART8 - Ext. Status Com. Register ESCR8 R/W
00054EH USART8 - Baud Rate Generator Register Low BGRL8 BGR8 R/W
00054FH USART8 - Baud Rate Generator Register High BGRH8 R/W
000551H Reserved -
000552H USART9 - Serial Mode Register SMR9 R/W
000553H USART9 - Serial Control Register SCR9 R/W
000554H USART9 - Serial TX Register TDR9 W
000554H USART9 - Serial RX Register RDR9 R
000555H USART9 - Serial Status Register SSR9 R/W
000556H USART9 - Ext. Control/Com. Register ECCR9 R/W

MB96330 Series
I/O map MB96(F)33x (24 of 40)
000557H USART9 - Ext. Status Com. Register ESCR9 R/W
00055AH USART9 - Extended Serial Interrupt Register ESIR9 R/W
00055BH-
Reserved -
00055FH
000560H ALARM0 - Control Status Register ACSR0 R/W
000561H ALARM0 - Extended Control Status Register AECSR0 R/W
000562H ALARM1 - Control Status Register ACSR1 R/W
000563H ALARM1 - Extended Control Status Register AECSR1 R/W
00056AH PPG6 - Control status register Low PCNL6 PCN6 R/W
00056BH PPG6 - Control status register High PCNH6 R/W

MB96330 Series
I/O map MB96(F)33x (25 of 40)

MB96330 Series
I/O map MB96(F)33x (26 of 40)
00059AH PPG15-PPG12 - General Control register 2 Low GCN2L3 GCN23 R/W
00059BH PPG15-PPG12 - General Control register 2 High GCN2H3 R/W
0005A2H PPG12 - Control status register Low PCNL12 PCN12 R/W
0005A3H PPG12 - Control status register High PCNH12 R/W
0005A4H PPG13 - Timer register PTMR13 R
0005A5H PPG13 - Timer register R
0005A6H PPG13 - Period setting register PCSR13 W
0005A7H PPG13 - Period setting register W
0005AAH PPG13 - Control status register Low PCNL13 PCN13 R/W
0005ABH PPG13 - Control status register High PCNH13 R/W
0005ACH PPG14 - Timer register PTMR14 R
0005ADH PPG14 - Timer register R
0005AEH PPG14 - Period setting register PCSR14 W
0005AFH PPG14 - Period setting register W
0005B0H PPG14 - Duty cycle register PDUT14 W
0005B1H PPG14 - Duty cycle register W
0005B2H PPG14 - Control status register Low PCNL14 PCN14 R/W
0005B3H PPG14 - Control status register High PCNH14 R/W
0005B4H PPG15 - Timer register PTMR15 R

MB96330 Series
I/O map MB96(F)33x (27 of 40)
0005B5H PPG15 - Timer register R
0005B6H PPG15 - Period setting register PCSR15 W
0005B7H PPG15 - Period setting register W
0005B8H PPG15 - Duty cycle register PDUT15 W
0005B9H PPG15 - Duty cycle register W
0005BAH PPG15 - Control status register Low PCNL15 PCN15 R/W
0005BBH PPG15 - Control status register High PCNH15 R/W
0005BCH PPG19-PPG16 - General Control register 1 Low GCN1L4 GCN14 R/W
0005BDH PPG19-PPG16 - General Control register 1 High GCN1H4 R/W
0005BEH PPG19-PPG16 - General Control register 2 Low GCN2L4 GCN24 R/W
0005BFH PPG19-PPG16 - General Control register 2 High GCN2H4 R/W
0005C0H PPG16 - Timer register PTMR16 R
0005C1H PPG16 - Timer register R
0005C2H PPG16 - Period setting register PCSR16 W
0005C3H PPG16 - Period setting register W
0005C4H PPG16 - Duty cycle register PDUT16 W
0005C5H PPG16 - Duty cycle register W
0005C6H PPG16 - Control status register Low PCNL16 PCN16 R/W
0005C7H PPG16 - Control status register High PCNH16 R/W
0005C8H PPG17 - Timer register PTMR17 R
0005C9H PPG17 - Timer register R
0005CAH PPG17 - Period setting register PCSR17 W
0005CBH PPG17 - Period setting register W
0005CCH PPG17 - Duty cycle register PDUT17 W
0005CDH PPG17 - Duty cycle register W
0005CEH PPG17 - Control status register Low PCNL17 PCN17 R/W
0005CFH PPG17 - Control status register High PCNH17 R/W
0005D0H PPG18 - Timer register PTMR18 R
0005D1H PPG18 - Timer register R
0005D2H PPG18 - Period setting register PCSR18 W

MB96330 Series
I/O map MB96(F)33x (28 of 40)
0005D3H PPG18 - Period setting register W
0005D4H PPG18 - Duty cycle register PDUT18 W
0005D5H PPG18 - Duty cycle register W
0005D6H PPG18 - Control status register Low PCNL18 PCN18 R/W
0005D7H PPG18 - Control status register High PCNH18 R/W
0005D8H PPG19 - Timer register PTMR19 R
0005D9H PPG19 - Timer register R
0005DAH PPG19 - Period setting register PCSR19 W
0005DBH PPG19 - Period setting register W
0005DCH PPG19 - Duty cycle register PDUT19 W
0005DDH PPG19 - Duty cycle register W
0005DEH PPG19 - Control status register Low PCNL19 PCN19 R/W
0005DFH PPG19 - Control status register High PCNH19 R/W
0005E0H-
Reserved -
00065FH
000660H Peripheral Resource Relocation Register 10 PRRR10 R/W
000663H Peripheral Resource Relocation Register 13 PRRR13 W
000664H-
Reserved -
00069FH
0006A0H USB - Host Control register Low HCNTL0 HCNT0 R/W
0006A1H USB - Host Control register High HCNTH0 R/W
0006A2H USB - Host Interrupt Register HIRQ0 R/W
0006A3H USB - Host Error Status Register HERR0 R/W
0006A4H USB - Host State Status Register HSTATE0 R/W
0006A5H USB - Host SOF Int. Frame Compare Register HFCOMP0 R/W
0006A6H USB - Host Retry Timer Setting Register Low HRTIMERL0 R/W
0006A7H USB - Host Retry Timer Setting Register Middle HRTIMERM0 R/W
0006A8H USB - Host Retry Timer Setting Register High HRTIMERH0 R/W
0006A9H USB - Host Address Register HADR0 R/W

MB96330 Series
I/O map MB96(F)33x (29 of 40)
0006AAH USB - Host EOF Setting Register Low HEOFL0 HEOF0 R/W
0006ABH USB - Host EOF Setting Register High HEOFH0 R/W
0006ACH USB - Host Frame Register Low HFRAMEL0 HFRAME0 R/W
0006ADH USB - Host Frame Register High HFRAMEH0 R/W
0006AEH USB - Host Token End Point Register HTOKEN0 R/W
0006AFH Reserved -
0006B0H USB - UDC Control Register UDCC0 R/W
0006B1H Reserved -
0006B2H USB - EP0 Control Register Low EP0CL0 EP0C0 R/W
0006B3H USB - EP0 Control Register High EP0CH0 R/W
0006B5H USB - EP1 Control Register High - non public EP1CH0 R/W
0006BAH USB - EP4 Control Register Low EP4CL0 EP4C0 R/W
0006BBH USB - EP4 Control Register High EP4CH0 R/W
0006BCH USB - EP5 Control Register Low EP5CL0 EP5C0 R/W
0006BDH USB - EP5 Control Register High EP5CH0 R/W
0006BEH USB - Timer Stamp Register Low TMSPL0 TMSP0 R/W
0006BFH USB - Timer Stamp Register High TMSPH0 R/W
0006C0H USB - UDC Status Register UDCS0 R/W
0006C1H USB - UDC Interrupt Enable Register UDCIE0 R/W
0006C2H USB - EP0I Status Register Low EP0ISL0 EP0IS0 W
0006C3H USB - EP0I Status Register High EP0ISH0 R/W
0006C4H USB - EP0O Status Register Low EP0OSL0 EP0OS0 R/W
0006C5H USB - EP0O Status Register High EP0OSH0 R/W
0006C6H USB - EP1 Status Register Low EP1SL0 EP1S0 R/W
0006C7H USB - EP1 Status Register High EP1SH0 R/W

MB96330 Series
I/O map MB96(F)33x (30 of 40)
0006C8H USB - EP2 Status Register Low EP2SL0 EP2S0 R/W
0006C9H USB - EP2 Status Register High EP2SH0 R/W
0006CAH USB - EP3 Status Register Low EP3SL0 EP3S0 R/W
0006CBH USB - EP3 Status Register High EP3SH0 R/W
0006CCH USB - EP4 Status Register Low EP4SL0 EP4S0 R/W
0006CDH USB - EP4 Status Register High EP4SH0 R/W
0006CEH USB - EP5 Status Register Low EP5SL0 EP5S0 R/W
0006CFH USB - EP5 Status Register High EP5SH0 R/W
0006D0H USB - EP0 Data register Low EP0DTL0 EP0DT0 R/W
0006D1H USB - EP0 Data register High EP0DTH0 R/W
0006DAH USB - EP5 Data register Low EP5DTL0 EP5DT0 R/W
0006DBH USB - EP5 Data register High EP5DTH0 R/W
0006DCH-
Reserved -
0006DFH
0006E0H External Bus - Area configuration register 0 Low EACL0 EAC0 R/W
0006E1H External Bus - Area configuration register 0 High EACH0 R/W

MB96330 Series
I/O map MB96(F)33x (31 of 40)
0006EAH External Bus - Area configuration register 5 Low EACL5 EAC5 R/W
0006EBH External Bus - Area configuration register 5 High EACH5 R/W
0006ECH External Bus - Area select register 2 EAS2 R/W
0006EDH External Bus - Area select register 3 EAS3 R/W
0006EEH External Bus - Area select register 4 EAS4 R/W
0006EFH External Bus - Area select register 5 EAS5 R/W
0006F0H External Bus - Mode register EBM R/W
0006F1H External Bus - Clock and Function register EBCF R/W
0006F2H External Bus - Address output enable register 0 EBAE0 R/W
0006F5H External Bus - Control signal register EBCS R/W
0006F6H-
Reserved -
0006FFH
000700H CAN0 - Control register Low CTRLRL0 CTRLR0 R/W
000701H CAN0 - Control register High (reserved) CTRLRH0 R
000702H CAN0 - Status register Low STATRL0 STATR0 R/W
000703H CAN0 - Status register High (reserved) STATRH0 R
000704H CAN0 - Error Counter Low (Transmit) ERRCNTL0 ERRCNT0 R
000705H CAN0 - Error Counter High (Receive) ERRCNTH0 R
000706H CAN0 - Bit Timing Register Low BTRL0 BTR0 R/W
000707H CAN0 - Bit Timing Register High BTRH0 R/W
000708H CAN0 - Interrupt Register Low INTRL0 INTR0 R
000709H CAN0 - Interrupt Register High INTRH0 R
00070AH CAN0 - Test Register Low TESTRL0 TESTR0 R/W
00070BH CAN0 - Test Register High (reserved) TESTRH0 R
00070CH CAN0 - BRP Extension register Low BRPERL0 BRPER0 R/W
00070DH CAN0 - BRP Extension register High (reserved) BRPERH0 R
00070EH-
Reserved -
00070FH

MB96330 Series
I/O map MB96(F)33x (32 of 40)
000710H CAN0 - IF1 Command request register Low IF1CREQL0 IF1CREQ0 R/W
000711H CAN0 - IF1 Command request register High IF1CREQH0 R/W
000712H CAN0 - IF1 Command Mask register Low IF1CMSKL0 IF1CMSK0 R/W
000713H CAN0 - IF1 Command Mask register High (reserved) IF1CMSKH0 R
000714H CAN0 - IF1 Mask 1 Register Low IF1MSK1L0 IF1MSK10 R/W
000715H CAN0 - IF1 Mask 1 Register High IF1MSK1H0 R/W
000718H CAN0 - IF1 Arbitration 1 Register Low IF1ARB1L0 IF1ARB10 R/W
000719H CAN0 - IF1 Arbitration 1 Register High IF1ARB1H0 R/W
00071AH CAN0 - IF1 Arbitration 2 Register Low IF1ARB2L0 IF1ARB20 R/W
00071BH CAN0 - IF1 Arbitration 2 Register High IF1ARB2H0 R/W
00071CH CAN0 - IF1 Message Control Register Low IF1MCTRL0 IF1MCTR0 R/W
00071DH CAN0 - IF1 Message Control Register High IF1MCTRH0 R/W
00071EH CAN0 - IF1 Data A1 Low IF1DTA1L0 IF1DTA10 R/W
00071FH CAN0 - IF1 Data A1 High IF1DTA1H0 R/W
000720H CAN0 - IF1 Data A2 Low IF1DTA2L0 IF1DTA20 R/W
000721H CAN0 - IF1 Data A2 High IF1DTA2H0 R/W
000722H CAN0 - IF1 Data B1 Low IF1DTB1L0 IF1DTB10 R/W
000723H CAN0 - IF1 Data B1 High IF1DTB1H0 R/W
000726H-
Reserved -
00073FH

MB96330 Series
I/O map MB96(F)33x (33 of 40)
000756H-
Reserved -
00077FH
000780H CAN0 - Transmission Request 1 Register Low TREQR1L0 TREQR10 R
000781H CAN0 - Transmission Request 1 Register High TREQR1H0 R
000784H-
Reserved -
00078FH
000790H CAN0 - New Data 1 Register Low NEWDT1L0 NEWDT10 R
000791H CAN0 - New Data 1 Register High NEWDT1H0 R
000794H-
Reserved -
00079FH
0007A0H CAN0 - Interrupt Pending 1 Register Low INTPND1L0 INTPND10 R
0007A1H CAN0 - Interrupt Pending 1 Register High INTPND1H0 R

MB96330 Series
I/O map MB96(F)33x (34 of 40)
0007A4H-
Reserved -
0007AFH
0007B0H CAN0 - Message Valid 1 Register Low MSGVAL1L0 MSGVAL10 R
0007B1H CAN0 - Message Valid 1 Register High MSGVAL1H0 R
0007B4H-
Reserved -
0007CDH
0007CEH CAN0 - Output enable register COER0 R/W
0007CFH-
Reserved -
0007FFH
00080EH-
Reserved -
00080FH

MB96330 Series
I/O map MB96(F)33x (35 of 40)
000826H-
Reserved -
00083FH

MB96330 Series
I/O map MB96(F)33x (36 of 40)
000856H-
Reserved -
00087FH
000884H-
Reserved -
00088FH
000894H-
Reserved -
00089FH
0008A4H-
Reserved -
0008AFH

MB96330 Series
I/O map MB96(F)33x (37 of 40)
0008B4H-
Reserved -
0008CDH
0008CFH-
Reserved -
0008FFH
00090EH-
Reserved -
00090FH

MB96330 Series
I/O map MB96(F)33x (38 of 40)
000926H-
Reserved -
00093FH

MB96330 Series
I/O map MB96(F)33x (39 of 40)
000956H-
Reserved -
00097FH
000984H-
Reserved -
00098FH
000994H-
Reserved -
00099FH
0009A4H-
Reserved -
0009AFH

MB96330 Series
I/O map MB96(F)33x (40 of 40)
0009B4H-
Reserved -
0009CDH
0009CFH-
Reserved -
000BFFH
Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results
in reading ‘X’.
Registers of resources which are described in this table, but which are not supported by the device, should also be handled
as “Reserved”.

MB96330 Series
12. Interrupt Vector Table

Interrupt vector table MB96(F)33x (1 of 5)
Offset in Index in
Vector Cleared
number vector Vector name by DMA ICR to Description
table program
0 3FCH CALLV0 No -
1 3F8H CALLV1 No -
2 3F4H CALLV2 No -
3 3F0H CALLV3 No -
4 3ECH CALLV4 No -
5 3E8H CALLV5 No -
6 3E4H CALLV6 No -
7 3E0H CALLV7 No -
8 3DCH RESET No -
9 3D8H INT9 No -
10 3D4H EXCEPTION No -
11 3D0H NMI No - Non-Maskable Interrupt
12 3CCH DLY No 12 Delayed Interrupt
13 3C8H RC_TIMER No 13 RC Timer
14 3C4H MC_TIMER No 14 Main Clock Timer
15 3C0H SC_TIMER No 15 Sub Clock Timer
16 3BCH PLL_UNLOCK No 16 Reserved
17 3B8H EXTINT0 Yes 17 External Interrupt 0
20 3ACH EXTINT3 Yes 20 External Interrupt 3
21 3A8H EXTINT4 Yes 21 External Interrupt 4
24 39CH EXTINT7 Yes 24 External Interrupt 7
25 398H EXTINT8 Yes 25 External Interrupt 8

MB96330 Series
Offset in Index in
Vector Cleared
vector Vector name ICR to Description
number by DMA
table program
33 378H CAN0 No 33 CAN Controller 0
36 36CH PPG0 Yes 36 Programmable Pulse Generator 0
37 368H PPG1 Yes 37 Programmable Pulse Generator 1

MB96330 Series
Offset in Index in
Vector Cleared
number by DMA
table program
56 31CH RLT0 Yes 56 Reload Timer 0
57 318H RLT1 Yes 57 Reload Timer 1
60 30CH PPGRLT Yes 60 Reload Timer 6 - dedicated for PPG
61 308H ICU0 Yes 61 Input Capture Unit 0
64 2FCH ICU3 Yes 64 Input Capture Unit 3
65 2F8H ICU4 Yes 65 Input Capture Unit 4
68 2ECH ICU7 Yes 68 Input Capture Unit 7
69 2E8H ICU8 Yes 69 Input Capture Unit 8
70 2E4H ICU9 Yes 70 Input Capture Unit 9
71 2E0H OCU0 Yes 71 Output Compare Unit 0
72 2DCH OCU1 Yes 72 Output Compare Unit 1
73 2D8H OCU2 Yes 73 Output Compare Unit 2
76 2CCH OCU5 Yes 76 Output Compare Unit 5
77 2C8H OCU6 Yes 77 Output Compare Unit 6
80 2BCH OCU9 Yes 80 Output Compare Unit 9

MB96330 Series
Offset in Index in
Vector Cleared
number by DMA
table program
81 2B8H OCU10 Yes 81 Output Compare Unit 10
82 2B4H OCU11 Yes 82 Output Compare Unit 11
83 2B0H FRT0 Yes 83 Free Running Timer 0
84 2ACH FRT1 Yes 84 Free Running Timer 1
85 2A8H FRT2 Yes 85 Free Running Timer 2
86 2A4H FRT3 Yes 86 Free Running Timer 3
87 2A0H RTC0 No 87 Real Timer Clock
88 29CH CAL0 No 88 Clock Calibration Unit
89 298H IIC0 Yes 89 I2C interface
90 294H IIC1 Yes 90 I2C interface
91 290H ADC0 Yes 91 A/D Converter
92 28CH ALARM0 No 92 Alarm Comparator 0
93 288H ALARM1 No 93 Alarm Comparator 1
94 284H LINR0 Yes 94 LIN USART 0 RX
95 280H LINT0 Yes 95 LIN USART 0 TX
96 27CH LINR1 Yes 96 LIN USART 1 RX

MB96330 Series
Offset in Index in
Vector Cleared
number by DMA
table program
110 244H FLASH_A No 110 Main Flash memory interrupt (only Flash
devices)
111 240H reserved - - reserved
112 23CH USB_EP0IN0 Yes 112 USB End point 0 IN
113 238H USB_EP0OUT0 Yes 113 USB End point 0 OUT
114 234H USB_EP10 Yes 114 USB End point 1
116 22CH USB_EP30 Yes 116 USB End point 3
119 220H USB_F10 No 119 USB function Flags 1 (SUSP SOF BRST
WKUP CONF)
120 21CH USB_F20 No 120 USB function Flags 2 (SPK)
121 218H USB_H10 No 121 USB MiniHost 1 (DIRQ CNNIRQ URIRQ

RWKIRQ)
122 214H USB_H20 No 122 USB MiniHost 2 (SOFIRQ CMPIRQ)

MB96330 Series
13. Handling Devices

Special care is required for the following when handling the device:
• Latch-up prevention
• Unused pins handling
• External clock usage
• Unused sub clock signal
• Notes on PLL clock mode operation
• Power supply pins (VCC/VSS)
• Crystal oscillator circuit
• Turn on sequence of power supply to A/D converter and analog inputs
• Pin handling when not using the A/D converter
• Notes on energization
• Stabilization of power supply voltage
13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:
• A voltage higher than VCC or lower than VSS is applied to an input or output pin.
• A voltage higher than the rated voltage is applied between VCC pins and VSS pins.
• The AVCC power supply is applied before the VCC voltage.
Latch-up may increase the power supply current dramatically, causing thermal damages to the device.
For the same reason, extra care is required to not let the analog power-supply voltage (AVCC, AVRH) exceed the digital power-supply
voltage.
13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).
Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device.
They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k.
Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or
external pull-up/pull-down resistor as described above.
13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for
detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:
1. Single phase external clock
• When using a single phase external clock, X0 pin must be driven and X1 pin left open.
X0
X1

MB96330 Series
2. Opposite phase external clock

• When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to
the X0 (X0A) pins.
X0
X1
13.4 Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin
must be left open.
13.5 Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts
to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.
13.6 Power supply pins (VCC/VSS)

It is required that all VCC-level as well as all VSS-level power supply pins are at the same potential. If there is more than one VCC or
VSS level, the device may operate incorrectly or be damaged even within the guaranteed operating range.
VCC and VSS must be connected to the device from the power supply with lowest possible impedance.
As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 F between VCC and VSS as close
as possible to VCC and VSS pins.
13.7 Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest
possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost
effort, that the lines of oscillation circuit do not cross the lines of other circuits.
It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area
for stabilizing the operation.
It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially
when using low-Q resonators at higher frequencies.
13.8 Turn on sequence of power supply to A/D converter and analog inputs
It is required to turn the A/D converter power supply (AVCC, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power
supply (VCC) on.
It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage
must not exceed AVRH or AVCC (turning the analog and digital power supplies simultaneously on or off is acceptable).
13.9 Pin handling when not using the A/D converter

It is required to connect the unused pins of the A/D converter as AVCC = VCC, AVSS = AVRH = AVRL = VSS.
13.10 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than
50s from 0.2 V to 2.7 V.

MB96330 Series
13.11 Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may
occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be
stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10%
of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/s or less in instantaneous fluctuation for
power supply switching.
13.12 Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.
Therefore, design a printed circuit board so as to avoid noise.
Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error
occurs.

MB96330 Series
14. Electrical Characteristics

14.1 Absolute Maximum Ratings
Rating
Parameter Symbol Unit Remarks
Min Max
VCC VSS - 0.3 VSS + 6.0 V
Power supply voltage
AVCC VSS - 0.3 VSS + 6.0 V VCC = AVCC *1
USB power supply voltage VCC3 VSS - 0.3 VSS + 4.0 V USB device only
AVRH, AVCC AVRH, AVCC AVRL, AVRH

AD Converter voltage references VSS - 0.3 VSS + 6.0 V
AVRL AVRL, AVRL AVSS
Input voltage VI VSS - 0.3 VSS + 6.0 V VI VCC + 0.3V *2
USB Input voltage VIUSB VSS - 0.5 VSS + 4.0 V VIUSB VCC3 + 0.5
(USB pins UDP, UDM)
Output voltage VO VSS - 0.3 VSS + 6.0 V VO VCC + 0.3V *2
USB output voltage VOUSB VSS - 0.5 VSS + 4.0 V VOUSB VCC3 + 0.5
(USB pins UDP, UDM)
Applicable to general purpose
Maximum Clamp Current ICLAMP -4.0 +4.0 mA
I/O pins *3
Applicable to general purpose
Total Maximum Clamp Current |ICLAMP| - 40 mA
I/O pins *3
“L” level maximum output current IOL1 - 15 mA Normal outputs with driving strength
set to 5mA
IOLUSB - 36 mA USB pins UDP, UDM
“L” level average output current IOLAV1 - 5 mA Normal outputs with driving strength
set to 5mA
IOLAVUSB - 15 mA USB pins UDP, UDM
“L” level maximum overall output current IOL1 - 100 mA Normal outputs
“L” level average overall output current IOLAV1 - 50 mA Normal outputs
”H” level maximum output current IOH1 - -15 mA Normal outputs with driving strength
set to 5mA
IOHUSB - -36 mA USB pins UDP, UDM
”H” level average output current IOHAV1 - -5 mA Normal outputs with driving strength
set to 5mA
IOHAVUSB - -15 mA USB pins UDP, UDM
”H” level maximum overall output current IOH1 - -100 mA Normal outputs
”H” level average overall output current IOHAV1 - -50 mA Normal outputs

MB96330 Series
Rating
Min Max
- 370*5 mW TA=105oC
- 740*5 mW TA=85oC
Permitted Power dissipation (Flash devices) *4 PD TA=125oC, no Flash program/erase,

- 460*5 mW
MB96(F)338Y/R only *6
TA=120oC, no Flash program/erase,

- 550*5 mW
MB96(F)338Y/R only *6
0 +70 MB96V300B
Operating ambient temperature TA -40 +105 oC MB96(F)33x
-40 +125 MB96(F)338Y/R*6
Storage temperature TSTG -55 +150 oC
*1: AVCC and VCC must be set to the same voltage. It is required that AVCC does not exceed VCC and that the voltage at the analog
inputs does not exceed AVCC neither when the power is switched on.
*2: VI and VO should not exceed VCC + 0.3 V. VI should also not exceed the specified ratings. However if the maximum current
to/from a input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/output
voltages of standard ports depend on VCC.
*3:  Applicable to all general purpose I/O pins (Pnn_m)

 Use within recommended operating conditions.
 Use at DC voltage (current)
 The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller
pin does not exceed rated values, either instantaneously or for prolonged periods.
 Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass
through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided
from the pins, so that incomplete operation may result.
 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage
may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
 Sample recommended circuits:
Protective Diode
VCC
Limiting P-ch
resistance
+B input (0V to 16V)
N-ch

MB96330 Series
*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance
of the package on the PCB.
The actual power dissipation depends on the customer application and can be calculated as follows:
PD = PIO + PINT
PIO =  (VOL * IOL + VOH * IOH) (IO load power dissipation, sum is performed on all IO ports)
PINT = VCC * (ICC + IA) (internal power dissipation)
ICC is the total core current consumption into VCC as described in the “DC characteristics” and depends on the selected operation
mode and clock frequency and the usage of functions like Flash programming or the clock modulator.
IA is the analog current consumption into AVCC.
*5: Worst case value for a package mounted on single layer PCB at specified TA without air flow.
*6: Please contact Cypress for reliability limitations when using under these conditions.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

MB96330 Series
14.2 Recommended Operating Conditions

Value
Min Typ Max
Power supply voltage VCC 3.0 - 5.5 V
USB power supply voltage VCC3 3.0 3.3 3.6 V USB device only
Use a low inductance capacitor (for
Smoothing capacitor at C pin CS 4.7 - 10 F example X7R ceramic capacitor)
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor
device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these
ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
Users considering application outside the listed conditions are advised to contact their Cypress representatives
beforehand.

MB96330 Series
14.3 DC characteristics
(TA = -40°C to 125°C, VCC = AVCC = 3.0V to 5.5V, VCC3 = 3.0V to 3.6V, VSS = AVSS = 0V)
Value
Parameter Symbol Pin Condition Unit Remarks
Min Typ Max
CMOS Hysteresis 0.8 VCC +
0.8/0.2 input VCC - V
selected 0.3
0.7 VCC +
VCC - V VCC 4.5V
CMOS Hysteresis 0.3
0.7/0.3 input
Port inputs selected 0.74 VCC +
VIH - V VCC < 4.5V
Pnn_m VCC 0.3
AUTOMOTIVE 0.8 VCC +
Hysteresis input VCC - V
selected 0.3
VCC +
TTL input selected 2.0 - V
Input H voltage 0.3
VCC3 +
VIHUSB UDP, UDM - 2.0 - V USB pins
0.3
External clock in 0.8 VCC +
VIHX0F X0 “Fast Clock Input VCC - V
mode” 0.3
VIHX0S X0,X1, External clock in VCC +

2.5 - V
X0A,X1A “oscillation mode” 0.3
0.8 VCC +
VIHR RSTX - VCC - V CMOS Hysteresis input
0.3
VCC - VCC +
VIHM MD2-MD0 - - V
0.3 0.3

MB96330 Series
Value
Min Typ Max
CMOS Hysteresis VSS - 0.2
0.8/0.2 input - VCC V
selected 0.3
CMOS Hysteresis VSS - 0.3

0.7/0.3 input - VCC V
selected 0.3
Port inputs
VIL VSS - 0.5
Pnn_m - V VCC 4.5V
AUTOMOTIVE 0.3 VCC
Hysteresis input
selected VSS - 0.46 VCC < 4.5V
- VCC
0.3
VSS -
TTL input selected - 0.8 V
Input L voltage 0.3
VILUSB VSS -
UDP, UDM - - 0.8 V USB pins
0.3
External clock in VSS -
VILX0F X0 “Fast Clock Input - 0.2 VCC V
mode” 0.3
VILX0S X0,X1, External clock in VSS -

- 0.4 V
X0A,X1A “oscillation mode” 0.3
VILR VSS -
RSTX - - 0.2 VCC V CMOS Hysteresis input
0.3
VSS - VSS +
VILM MD2-MD0 - - V
0.3 0.3
4.5V VCC  5.5V
IOH = -2mA VCC -
VOH2 Normal out- Driving strength set to
puts - - V
3.0V VCC  4.5V 0.5 2mA
IOH = -1.6mA
4.5V VCC  5.5V
IOH = -5mA VCC -
VOH5 Normal out- Driving strength set to
puts - - V
3.0V VCC  4.5V 0.5 5mA
IOH = -3mA
4.5V VCC  5.5V
Output H voltage
IOH = -3mA VCC -
VOH3 3mA outputs - - V
3.0V VCC  4.5V 0.5
IOH = -2mA
3.0V VCC3  3.6V VCC3 -
VOHUSB UDP, UDM - - V USB pins
IOH = -20mA 0.4

MB96330 Series
Value
Min Typ Max
4.5V VCC  5.5V
IOL = +2mA
VOL2 Normal - - 0.4 V Driving strength set to
outputs 3.0V VCC  4.5V 2mA
IOL = +1.6mA
4.5V VCC  5.5V
IOL = +5mA
VOL5 Normal - - 0.4 V Driving strength set to
outputs 3.0V VCC  4.5V 5mA
IOL = +3mA
Output L voltage
3.0V VCC  5.5V
VOL3 3mA outputs - - 0.4 V
IOL = +3mA
3.0V VCC3  3.6V
VOLUSB UDP, UDM - - 0.4 V USB pins
IOL = +20mA
VSS < VI < VCC
Pnn_m
Input leak current IIL (except USB AVSS, AVRL < VI < -1 - +1 A Single port pin
pins) AVCC, AVRH
USB input leak cur- VSS < VI < VCC3 A
UDP, UDM -5 - +5 USB pins
rent
VCC  3.3V  10 40 100 160 k
RUP Pnn_m,
Pull-up resistance RSTX VCC  5.0V  10 25 50 100 k

MB96330 Series
(TA = -40°C to 125°C, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V)
Value
Parameter Symbol Condition (at TA) Remarks
Typ Max Unit
PLL Run mode with +25°C 39 47

CLKRC and CLKSC stopped.
CLKS1/2 = 48MHz, CLKB = Core voltage at 1.9V
mA
CLKP1/2 = 24MHz,
CLKP3 = 48MHz 0 Flash/ROM wait states
+125°C 40 50

ICCPLL CLKS1/2 = CLKB = Core voltage at 1.9V
mA
CLKP1/3 = 48MHz,
CLKP2 = 24MHz 2 Flash/ROM wait states
+125°C 46 60

CLKS1/2 = 96MHz, Core voltage at 1.9V
mA
CLKB = CLKP1/3 = 48MHz,
CLKP2 = 24MHz 1 Flash/ROM wait state
+125°C 57 71
+25°C 5 6
Main Run mode with CLKPLL, CLKSC and CLKRC
ICCMAIN CLKS1/2 = CLKB = mA stopped
CLKP1/2/3 = 4MHz 1 Flash/ROM wait state
+125°C 5.6 9
Power supply
current in Run
modes*
+25°C 2.9 4
RC Run mode with CLKMC, CLKPLL and CLKSC
ICCRCH CLKS1/2 = CLKB = mA stopped
CLKP1/2/3 = 2MHz 1 Flash/ROM wait state
+125°C 3.5 6.5
RC Run mode with +25°C 0.4 0.6 CLKMC, CLKPLL and CLKSC
CLKS1/2 = CLKB = stopped. Voltage regulator in
CLKP1/2/3 = 100kHz, mA high power mode
SMCR:LPMS = 0 +125°C 0.9 3.5 1 Flash/ROM wait state
ICCRCL
+25°C 0.15 0.25 CLKMC, CLKPLL and CLKSC

RC Run mode with stopped. Voltage regulator in
CLKS1/2 = CLKB = low power mode, no Flash
mA
CLKP1/2/3 = 100kHz, programming/erasing allowed.
SMCR:LPMS = 1 +125°C 0.65 3.2 1 Flash/ROM wait state
+25°C 0.1 0.2 CLKMC, CLKPLL and CLKRC

Sub Run mode with stopped, no Flash
ICCSUB CLKS1/2 = CLKB = mA programming/erasing allowed.
CLKP1/2/3 = 32kHz
+125°C 0.6 3 1 Flash/ROM wait state

MB96330 Series
Value
Typ Max Unit
PLL Sleep mode with +25°C 12.5 15

CLKS1/2 = 48MHz, CLKRC and CLKSC stopped.
mA
CLKP1/2 = 24MHz Core voltage at 1.9V
CLKP3 = 48MHz +125°C 13.3 17.5
PLL Sleep mode with +25°C 17 20

ICCSPLL CLKS1/2 = CLKP1/3 = CLKRC and CLKSC stopped.
mA
48MHz, Core voltage at 1.9V
CLKP2 = 24MHz +125°C 17.8 22.5
PLL Sleep mode with +25°C 19 22

CLKS1/2 = 96MHz, CLKRC and CLKSC stopped.
mA
CLKP1/3 = 48MHz, Core voltage at 1.9V
CLKP2 = 24MHz +125°C 19.8 24.5
+25°C 1.9 2.3

Main Sleep mode with
ICCSMAIN CLKPLL, CLKSC and CLKRC
CLKS1/2 = CLKP1/2/3 = mA stopped
4MHz
+125°C 2.4 5
Power supply
current in Sleep
modes*
+25°C 0.9 1.4
RC Sleep mode with
ICCSRCH CLKMC, CLKPLL and CLKSC
2MHz
+125°C 1.5 4.1
RC Sleep mode with +25°C 0.3 0.5

CLKMC, CLKPLL and CLKSC
CLKS1/2 = CLKP1/2/3 = mA stopped. Voltage regulator in
100kHz, high power mode
SMCR:LPMSS = 0 +125°C 0.8 3.4
ICCSRCL
RC Sleep mode with +25°C 0.06 0.15

CLKMC, CLKPLL and CLKSC
CLKS1/2 = CLKP1/2/3 = mA stopped. Voltage regulator in
100kHz, low power mode
SMCR:LPMSS = 1 +125°C 0.56 3
+25°C 0.04 0.12

Sub Sleep mode with
ICCSSUB CLKMC, CLKPLL and CLKRC
32kHz
+125°C 0.54 2.9

MB96330 Series
Value
Typ Max Unit
+25°C 1.6 2
PLL Timer mode with
ICCTPLL CLKRC and CLKSC stopped.
CLKMC = 4MHz, mA Core voltage at 1.9V
CLKPLL = 48MHz
+125°C 2.1 4.8
+25°C 0.35 0.5

Main Timer mode with CLKPLL, CLKRC and CLKSC
CLKMC = 4MHz, mA stopped. Voltage regulator in
SMCR:LPMSS = 0 high power mode
+125°C 0.85 3.3
ICCTMAIN
+25°C 0.1 0.15

Main Timer mode with CLKPLL, CLKRC and CLKSC
CLKMC = 4MHz, mA stopped. Voltage regulator in
SMCR:LPMSS = 1 low power mode
+125°C 0.6 2.9
+25°C 0.35 0.5

RC Timer mode with CLKMC, CLKPLL and CLKSC
CLKRC = 2MHz, mA stopped. Voltage regulator in
+125°C 0.85 3.3
Power supply
current in ICCTRCH
Timer modes*
+25°C 0.1 0.15
CLKRC = 2MHz, mA stopped. Voltage regulator in
+125°C 0.6 2.9
+25°C 0.3 0.45

CLKRC = 100kHz, mA stopped. Voltage regulator in
+125°C 0.8 3.2
ICCTRCL
+25°C 0.05 0.1

CLKRC = 100kHz, mA stopped. Voltage regulator in
+125°C 0.55 2.8
+25°C 0.03 0.1

ICCTSUB Sub Timer mode with CLKMC, CLKPLL and CLKRC
mA
CLKSC = 32kHz stopped
+125°C 0.53 2.8

MB96330 Series
Value
Typ Max Unit
+25°C 0.02 0.08

VRCR:LPMB[2:0] = 110B mA Core voltage at 1.8V
+125°C 0.52 2.8
Stop Mode ICCH
+25°C 0.015 0.06

VRCR:LPMB[2:0] = 000B mA Core voltage at 1.2V
+125°C 0.4 2.3
Power supply +25°C 90 140

This current must be added to
current for active Low voltage detector en-
ICCLVD A all Power supply currents
Low Voltage abled (RCR:LVDE = 1) above
detector +125°C 100 150
Clock modulator ICCCLOMO Clock modulator enabled Must be added to all current
current - 3 4.5 mA
(CMCR:PDX = 1) above
Flash
ICCFLASH Current for one Flash mod- Must be added to all current
Write/Erase cur- - 15 40 mA
ule above
rent
Input capaci- Other than C, AVCC, AVSS,

CIN - - 5 15 pF
tance AVRH, AVRL, VCC, VSS
*: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock
connected to the Sub oscillator. See chapter “Standby mode and voltage regulator control circuit” of the Hardware Manual for
further details about voltage regulator control.

MB96330 Series
14.4 AC Characteristics
Source Clock timing
Value
Parameter Symbol Pin Unit Remarks
Min Typ Max
3 - 16 MHz When using a crystal oscillator, PLL off
MHz When using an opposite phase external clock,

Clock frequency fC 0 - 16
X0, X1 PLL off
MHz When using a crystal oscillator or opposite

3.5 - 16 phase external clock, PLL on
MHz When using a single phase external clock in

0 - 56 “Fast Clock Input mode”, PLL off
Clock frequency fFCI X0
3.5 - 56 MHz When using a single phase external clock in
“Fast Clock Input mode”. PLL on
32 32.768 100 kHz When using an oscillation circuit
X0A, X1A
Clock frequency fCL 0 - 100 kHz When using an opposite phase external clock
X0A 0 - 50 kHz When using a single phase external clock
50 100 200 kHz When using slow frequency of RC oscillator
Clock frequency fCR -
1 2 4 MHz When using fast frequency of RC oscillator
PLL Clock
MHz Permitted
fCLKVCO VCO output frequency of PLL
frequency - 64 - 200 (CLKVCO)
PLL Phase Jitter TPSKEW - - - 5 ns For CLKMC (PLL input clock) MHz
Input clock pulse PWH, PWL X0,X1 8 - - ns Duty ratio is about 30% to 70%
width
Input clock pulse PWHL, PWLL X0A,X1A 5 - - s
width
tCYL
VIH
X0
VIL
PWH PWL
tCYLL
VIH
X0A
VIL
PWHL PWLL

MB96330 Series
Internal Clock timing
Core Voltage Settings

Parameter Symbol 1.8V 1.9V Unit Remarks
Min Max Min Max
Internal System clock
frequency (CLKS1 and fCLKS1, fCLKS2 0 92 0 96 MHz Others than below
CLKS2)
0 90 0 96 MHz MB96F33x
Internal CPU clock frequency
(CLKB), internal peripheral fCLKB, fCLKP1 0 52 0 56 MHz Others than below
clock frequency (CLKP1)
0 43.5 0 48 MHz MB96F33x
Internal peripheral clock fCLKP2
frequency (CLKP2) 0 28 0 32 MHz
Internal peripheral clock fCLKP3

frequency (Clock CLKP3) 0 43.5 0 48 MHz MB96F33x
WARNING: For USB usage, it is important to change the voltage regulator setting to output 1.9V. Please refer to the chapter
Standby Mode and Voltage Regulator control circuit of the hardware manual to perform such setting.

MB96330 Series
External Reset timing
Value
Min Typ Max
Reset input time tRSTL RSTX 500 - - ns
tRSTL
RSTX
0.2 VCC 0.2 VCC

MB96330 Series
Power On Reset timing
Value
Min Typ Max
Power on rise time tR Vcc 0.05 - 30 ms
Power off time tOFF Vcc 1 - - ms
tR
VCC 2.7V
0.2 V 0.2 V 0.2 V
tOFF
If the power supply is changed too rapidly, a power-on reset may occur.
We recommend a smooth startup by restraining voltages when changing the
power supply voltage during operation, as shown in the figure below.
VCC
Rising edge of 50 mV/ms
3V maximum is allowed

MB96330 Series
External Input timing
Value
Parameter Symbol Pin Condition Unit Used Pin input function
Min Max
INTn(_R) External Interrupt
200 — ns
NMI(_R) NMI
Pnn_m General Purpose IO
TINn(_R) Reload Timer
Input pulse tINH
TTGn(_R) — PPG Trigger input
width tINL
2*tCLKP1 + 200
ADTG(_R) — ns AD Converter Trigger
(tCLKP1=1/fCLKP1)
Free Running Timer
FRCKn(_R)
external clock
INn(_R) Input Capture
Note : Relocated Resource Inputs have same characteristics
VIH VIH
External Pin input
VIL VIL
tINH tINL

MB96330 Series
External Bus timing
Note: The values given below are for an I/O driving strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing described
in the different tables must then be increased by 10ns.
Basic Timing
(TA  40°C to 125°C, VCC  5.0 V  10, VSS  0.0 V, IOdrive = 5mA, CL = 50pF)
Value
Min Max
tCYC 25 —
ECLK tCHCL ECLK — tCYC/2-5 tCYC/2+5 ns
tCLCH tCYC/2-5 tCYC/2+5
tCHCBH -20 20
ECLK → tCHCBL CSn, UBX, -20 20
— ns
UBX/ LBX / CSn time tCLCBH LBX, ECLK -20 20
tCLCBL -20 20
tCHLH -10 10
tCHLL -10 10
ECLK → ALE time ALE, ECLK — ns
tCLLH -10 10
tCLLL -10 10
ECLK →address valid time tCHAV -15 15
A[23:0], ECLK EBM:NMS=1 ns
(non-multiplexed) tCLAV -15 15
tCHAV -15 15
ECLK →address valid time tCLAV -15 15
(multiplexed) tCLADV AD[15:0], -15 15
EBM:NMS=0 ns
tCHADV ECLK -15 15
tCHRWH -10 10
tCHRWL RDX, WRX, -10 10
ECLK → RDX /WRX time
WRLX,WRHX, — ns
tCLRWH ECLK -10 10
tCLRWL -10 10

MB96330 Series
(TA  40°C to 125°C, VCC  3.0 to 4.5V, VSS  0.0 V, IOdrive = 5mA, CL = 50pF)
Value
Min Max
tCYC 30 —
ECLK tCHCL ECLK — tCYC/2-8 tCYC/2+8 ns
tCLCH tCYC/2-8 tCYC/2+8
tCHCBH -25 25
ECLK → tCHCBL CSn, UBX, LBX, -25 25

— ns
UBX/ LBX / CSn time tCLCBH ECLK -25 25
tCLCBL -25 25
tCHLH -15 15
tCHLL -15 15
ECLK → ALE time ALE, ECLK — ns
tCLLH -15 15
tCLLL -15 15
ECLK →address valid time tCHAV -20 20

(non-multiplexed) tCLAV -20 20
tCHAV -20 20
ECLK →address valid time tCLAV -20 20
(multiplexed) tCLADV -20 20
AD[15:0], ECLK EBM:NMS=0 ns
tCHADV -20 20
tCHRWH -15 15
tCHRWL RDX, WRX, -15 15
ECLK → RDX /WRX time
WRLX, WRHX, — ns
tCLRWH ECLK -15 15
tCLRWL -15 15

MB96330 Series
tCYC
tCHCL tCLCH
0.8*Vcc
ECLK
0.2*Vcc
tCHAV tCLAV
A[23:0]
tCHCBL tCLCBH tCLCBL tCHCBH

CSn
LBX UBX
tCHRWL tCLRWH tCLRWL tCHRWH
RDX
WRX (WRLX, WRHX)
tCLLH tCHLL tCHLH tCLLL
ALE
tCLADV tCHADV
Address
AD[15:0]
Refer to the Hardware Manual for detailed Timing Charts

MB96330 Series
Bus Timing (Read)

Sym- Value
Parameter Pin Conditions Unit Remarks
bol Min Max
EACL:STS=0 and
tCYC/2  5 —
EACL:ACE=0
ALE pulse width
tLHLL ALE EACL:STS=1 tCYC  5 — ns
(multiplexed)
EACL:STS=0 and
3tCYC/2  5 —
EACL:ACE=1
EACL:STS=0 and
tCYC  15 —
EACL:ACE=0
EACL:STS=1 and
3tCYC/2  15 —
EACL:ACE=0
tAVLL ALE, A[23:16], ns
EACL:STS=0 and
2tCYC  15 —
EACL:ACE=1
EACL:STS=1 and EBM:NMS
Valid address 5tCYC/2  15 — =0
EACL:ACE=1
 ALE  time
(multiplexed) EACL:STS=0 and
tCYC/2  15 —
EACL:ACE=0
EACL:STS=1 and
tCYC  15 —
EACL:ACE=0
tADVLL ALE,AD[15:0] ns
EACL:STS=0 and
3tCYC/2  15 —
EACL:ACE=1
EACL:STS=1 and
2tCYC  15 —
EACL:ACE=1
ALE  EACL:STS=0 tCYC/2  15 —
 Address valid time tLLAX ALE, AD[15:0] ns
(multiplexed) EACL:STS=1 -15 —
Valid address
 RDX  time tAVRL RDX, A[23:0] EBM:NMS= 1 tCYC/2  15 — ns
(non-multiplexed)
EACL:ACE=0
3tCYC/2  15 —
EBM:NMS=0
tAVRL RDX, A[23:16] ns
EACL:ACE=1
Valid address 5tCYC/2  15 —
EBM:NMS=0
 RDX  time
(multiplexed) EACL:ACE=0
tCYC  15 —
EBM:NMS=0
tADVRL RDX, AD[15:0] ns
EACL:ACE=1
2tCYC  15 —
EBM:NMS=0
Valid address
A[23:0], w/o cycle
 Valid data input tAVDV EBM:NMS= 1 — 2tCYC  55 ns
AD[15:0] extension
(non-multiplexed)

MB96330 Series
Sym- Value
bol Min Max
EACL:ACE=0
— 3tCYC  55
A[23:16], EBM:NMS=0 w/o cycle
tAVDV ns
AD[15:0] EACL:ACE=1 extension
Valid address — 4tCYC  55
EBM:NMS=0
 Valid data input
— 5tCYC/2  55
tAD- EBM:NMS=0 w/o cycle
AD[15:0] ns
VDV EACL:ACE=1 extension
— 7tCYC/2  55
EBM:NMS=0
w/o cycle
RDX pulse width tRLRH RDX — 3 tCYC/2  5 — ns
extension
w/o cycle
RDX   Valid data input tRLDV RDX, AD[15:0] — — 3 tCYC/2  50 ns
extension
RDX   Data hold time tRHDX RDX, AD[15:0] — 0 — ns
Address valid  Data hold time tAXDX A[23:0], AD[15:0] — 0 — ns
EACL:STS=1 and
3tCYC/2  10 —
EACL:ACE=1
RDX   ALE  time tRHLH RDX, ALE ns
other ECL:STS,
tCYC/2  10 —
EACL:ACE setting
tAVCH A[23:0], ECLK tCYC  15 —
Valid address
tAD- — ns
 ECLK  time AD[15:0], ECLK tCYC/2  15 —
VCH
RDX   ECLK  time tRLCH RDX, ECLK — tCYC/2  10 — ns
EACL:STS=0 tCYC/2  10 —
ALE   RDX  time tLLRL ALE, RDX ns
EACL:STS=1  10 —
ECLK  Valid data input tCHDV AD[15:0], ECLK — — tCYC  50 ns

MB96330 Series
Sym- Value
bol Min Max
EACL:STS=0 and
tCYC/2  8 —
EACL:ACE=0
ALE pulse width
tLHLL ALE EACL:STS=1 tCYC  8 — ns
(multiplexed)
EACL:STS=0 and
3tCYC/2  8 —
EACL:ACE=1
EACL:STS=0 and
tCYC  20 —
EACL:ACE=0
EACL:STS=1 and
3tCYC/2  20 —
EACL:ACE=0
tAVLL ALE, A[23:16], ns
EACL:STS=0 and
2tCYC  20 —
EACL:ACE=1
EACL:STS=1 and EBM:NMS
Valid address 5tCYC/2  20 — =0
EACL:ACE=1
 ALE  time
(multiplexed) EACL:STS=0 and
tCYC/2  20 —
EACL:ACE=0
EACL:STS=1 and
tCYC  20 —
EACL:ACE=0
tADVLL ALE, AD[15:0] ns
EACL:STS=0 and
3tCYC/2  20 —
EACL:ACE=1
EACL:STS=1 and
2tCYC  20 —
EACL:ACE=1
ALE  EACL:STS=0 tCYC/2  20 —
 Address valid time tLLAX ALE, AD[15:0] ns
(multiplexed) EACL:STS=1 -20 —
Valid address
 RDX  time tAVRL RDX, A[23:0] EBM:NMS= 1 tCYC/2  20 — ns
(non-multiplexed)
EACL:ACE=0
3tCYC/2  20 —
EBM:NMS=0
tAVRL RDX, A[23:16] ns
EACL:ACE=1
EBM:NMS=0
 RDX  time
tCYC  20 —
EBM:NMS=0
tADVRL RDX, AD[15:0] ns
EACL:ACE=1
2tCYC  20 —
EBM:NMS=0
Valid address
A[23:0], w/o cycle
 Valid data input tAVDV EBM:NMS= 1 — 2tCYC  60 ns
AD[15:0] extension
(non-multiplexed)

MB96330 Series
Sym- Value
bol Min Max
EACL:ACE=0
— 3tCYC  60
A[23:16], EBM:NMS=0 w/o cycle
tAVDV ns
AD[15:0] EACL:ACE=1 extension
Valid address — 4tCYC  60
EBM:NMS=0
 Valid data input
— 5tCYC/2  60
tAD- EBM:NMS=0 w/o cycle
AD[15:0] ns
VDV EACL:ACE=1 extension
— 7tCYC/2  60
EBM:NMS=0
w/o cycle
RDX pulse width tRLRH RDX — 3tCYC/2  8 — ns
extension
w/o cycle
RDX   Valid data input tRLDV RDX, AD[15:0] — — 3tCYC/2  55 ns
extension
RDX   Data hold time tRHDX RDX, AD[15:0] — 0 — ns
Address valid  Data hold time tAXDX A[23:0] — 0 — ns
EACL:STS=1 and
3tCYC/2  15 —
EACL:ACE=1
RDX   ALE  time tRHLH RDX, ALE ns
other ECL:STS,
tCYC/2  15 —
EACL:ACE setting
tAVCH A[23:0], ECLK tCYC  20 —
Valid address
tAD- — ns
 ECLK  time AD[15:0], ECLK tCYC/2  20 —
VCH
RDX   ECLK  time tRLCH RDX, ECLK — tCYC/2  15 — ns
EACL:STS=0 tCYC/2  15 —
ALE   RDX  time tLLRL ALE, RDX ns
EACL:STS=1  15 —
ECLK  Valid data input tCHDV AD[15:0], ECLK — — tCYC  55 ns

MB96330 Series
tAVCH .
tRLCH tCHDV
tADVCH
0.8*Vcc
ECLK
tAVLL
tLLAX
tADVLL tRHLH
ALE 0.2*VCC
tLHLL
tAVRL
tADVRL tRLRH
RDX
tLLRL
A[23:0]
tRLDV tAXDX
tAVDV
tADVDV tRHDX
VIH VIH
AD[15:0] Address Read data
VIL VIL

MB96330 Series
Bus Timing (Write)

Value
Min Max
EACL:STS=0
Valid address WRX, WRLX, tCYC/2  15 —
EBM:NMS=1
 WRX  time tAVWL WRHX, ns
(non-multiplexed) A[23:0] EACL:STS=1
tCYC  15 —
EBM:NMS=1
EACL:ACE=0
3tCYC/2  15 —
WRX, WRLX, EBM:NMS=0
tAVWL ns
WRHX, A[23:16] EACL:ACE=1
EBM:NMS=0
 WRX  time
tCYC  15 —
tADVWL ns
WRHX, AD[15:0] EACL:ACE=1
2tCYC  15 —
EBM:NMS=0
WRX, WRXL, w/o cycle
WRX pulse width tWLWH — tCYC  5 — ns
WRHX extension
Valid data output WRX, WRLX, w/o cycle
tDVWH — tCYC  20 — ns
 WRX  time WRHX, AD[15:0] extension
WRX  WRX, WRLX,
tWHDX — tCYC/2  15 — ns
 Data hold time WRHX, AD[15:0]
EACL:STS=1
WRX   15 — ns
 Address valid time tWHAX
WRHX, A[23:0] EACL:STS=0
(non-multiplexed) tCYC/2  15 — ns
EBM:NMS=1
WRX 
WRX, WRLX,
 Address valid time tWHAX EBM:NMS=0 tCYC/2  15 — ns
WRHX, A[23:16]
(multiplexed)
EBM:ACE=1 and
2tCYC  10 —
EACL:STS=1
WRX   ALE  time WRX, WRLX,
tWHLH other EBM:ACE ns EBM:NMS=0
(multiplexed) WRHX, ALE
and tCYC  10 —
EACL:STS setting
WRX, WRLX,
WRX   ECLK  time tWLCH — tCYC/2  10 — ns
WRHX, ECLK
EACL:STS=0
— tCYC/2  15
CSn  WRX time WRX, WRLX, EBM:NMS=1
tCSLWL ns
(non-multiplexed) WRHX, CSn EACL:STS=1
— tCYC  15
EBM:NMS=1
EACL:ACE=0
— 3tCYC/2  15
tCSLWL ns
(multiplexed) WRHX, CSn EACL:ACE=1
— 5tCYC/2  15
EBM:NMS=0

MB96330 Series
Value
Min Max
EACL:STS=1
 15 — ns
WRX  CSn time WRX, WRLX, EBM:NMS=1
tWHCSH
tCYC/2  15 — ns
EBM:NMS=1
WRX  CSn time WRX, WRLX,
tWHCSH EBM:NMS=0 tCYC/2  15 — ns
(multiplexed) WRHX, CSn
Value
Min Max
EACL:STS=0
Valid address WRX, WRLX, tCYC/2  20 —
EBM:NMS=1
 WRX  time tAVWL WRHX, ns
(non-multiplexed) A[23:0] EACL:STS=1
tCYC  20 —
EBM:NMS=1
EACL:ACE=0
3tCYC/2  20 —
tAVWL ns
WRHX, A[23:16] EACL:ACE=1
EBM:NMS=0
 WRX  time
tCYC  20 —
tADVWL ns
WRHX, AD[15:0] EACL:ACE=1
2tCYC  20 —
EBM:NMS=0
WRX, WRXL, w/o cycle
WRX pulse width tWLWH — tCYC  8 — ns
WRHX extension
Valid data output WRX, WRLX, w/o cycle
tDVWH — tCYC  25 — ns
 WRX  time WRHX, AD[15:0] extension
WRX  WRX, WRLX,
tWHDX — tCYC/2  20 — ns
 Data hold time WRHX, AD[15:0]
EACL:STS=1
WRX   20 — ns
 Address valid time tWHAX
WRHX, A[23:0] EACL:STS=0
(non-multiplexed) tCYC/2  20 — ns
EBM:NMS=1
WRX 
WRX, WRLX,
 Address valid time tWHAX EBM:NMS=0 tCYC/2  20 — ns
WRHX, A[23:16]
(multiplexed)
EBM:ACE=1 and
2tCYC  15 —
EACL:STS=1
WRX   ALE  time WRX, WRLX,
tWHLH other EBM:ACE ns EBM:NMS=0
(multiplexed) WRHX, ALE
and tCYC  15 —
EACL:STS setting
WRX, WRLX,
WRX   ECLK  time tWLCH — tCYC/2  15 — ns
WRHX, ECLK

MB96330 Series
Value
Min Max
EACL:STS=0
— tCYC/2  20
tCSLWL ns
— tCYC  20
EBM:NMS=1
EACL:ACE=0
— 3tCYC/2  20
tCSLWL ns
(multiplexed) WRHX, CSn EACL:ACE=1
— 5tCYC/2  20
EBM:NMS=0
EACL:STS=1
 20 — ns
WRX  CSn time WRX, WRLX, EBM:NMS=1
tWHCSH
tCYC/2  20 — ns
EBM:NMS=1
WRX  CSn time WRX, WRLX,
tWHCSH EBM:NMS=0 tCYC/2  20 — ns
(multiplexed) WRHX, CSn
tWLCH
0.8*VCC
ECLK
tWHLH
ALE
tAVWL
tADVWL tWLWH
WRX (WRLX, WRHX) 0.2*VCC
tCSLWL tWHCSH
CSn
tWHAX
A[23:0]
tDVWH tWHDX
AD[15:0] Address Write data

MB96330 Series
Ready Input Timing

Test Rated Value

Parameter Symbol Pin Units Remarks
Condition Min Max
RDY setup time tRYHS RDY 35 — ns
—
RDY hold time tRYHH RDY 0 — ns
Test Rated Value

Parameter Symbol Pin Units Remarks
Condition Min Max
RDY setup time tRYHS RDY 45 — ns
—
RDY hold time tRYHH RDY 0 — ns
Note : If the RDY setup time is insufficient, use the auto-ready function.
0.8*VCC
ECLK
tRYHS tRYHH
VIH VIH
RDY
When WAIT is not used.
RDY
When WAIT is used. VIL

MB96330 Series
Hold Timing
Value
Parameter Symbol Pin Condition Units Remarks
Min Max
Pin floating  HAKX  time tXHAL HAKX tCYC  20 tCYC + 20 ns
—
HAKX  time  Pin valid time tHAHV HAKX tCYC  20 tCYC + 20 ns
Value
Parameter Symbol Pin Condition Units Remarks
Min Max
Pin floating  HAKX  time tXHAL HAKX tCYC  25 tCYC + 25 ns
—
HAKX  time  Pin valid time tHAHV HAKX tCYC  25 tCYC + 25 ns
0.8*VCC
HAKX
0.2*VCC
tXHAL tHAHV
High-Z
0.8*VCC
Each pin
0.2*VCC

MB96330 Series
USART timing
WARNING: The values given below are for an I/O driving strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing
described in the different tables must then be increased by 10ns.
(TA = -40°C to 125°C, VCC = 3.0V to 5.5V, VSS = AVSS = 0V, IOdrive = 5mA, CL = 50pF)
VCC = AVCC= 4.5V VCC = AVCC= 3.0V to

Parameter Symbol Pin Condition to 5.5V 4.5V Unit
Min Max Min Max
Serial clock cycle time tSCYCI SCKn 4 tCLKP1 — 4 tCLKP1 — ns
SCKn,
SCK ↓ → SOT delay time tSLOVI -20 20 -30 30 ns
SOTn
SCKn, N*tCLKP1 N*tCLKP1 -
SOT → SCK ↑ delay time tOVSHI Internal Shift — — ns
SOTn - 20 *1 30 *1
Clock Mode
SCKn, tCLKP1 + tCLKP1 +
Valid SIN → SCK ↑ tIVSHI — — ns
SINn 45 55
SCK ↑ → Valid SIN hold SCKn,
tSHIXI 0 — 0 — ns
time SINn
tCLKP1 + tCLKP1 +
Serial clock “L” pulse width tSLSHE SCKn — — ns
10 10
tCLKP1 + tCLKP1 +
Serial clock “H” pulse width tSHSLE SCKn — — ns
10 10
SCKn, 2 tCLKP1 2 tCLKP1
SCK ↓ → SOT delay time tSLOVE — — ns
SOTn + 45 + 55
External Shift
SCKn, Clock Mode tCLKP1/2 tCLKP1/2 +
Valid SIN → SCK ↑ tIVSHE — — ns
SINn + 10 10
SCK ↑ → Valid SIN hold SCKn, tCLKP1 + tCLKP1 +
tSHIXE — — ns
time SINn 10 10
SCK fall time tFE SCKn — 20 — 20 ns
SCK rise time tRE SCKn — 20 — 20 ns
Notes: • AC characteristic in CLK synchronized mode.
• CL is the load capacity value of pins when testing.
• Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters.
These parameters are shown in “MB96300 Super series Hardware Manual”
• tCLKP1 is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns
*1: Parameter N depends on tSCYCI and can be calculated as follows:

• if tSCYCI = 2*k*tCLKP1, then N = k, where k is an integer > 2
• if tSCYCI = (2*k+1)*tCLKP1, then N = k+1, where k is an integer > 1
Examples:
tSCYCI N
4*tCLKP1 2
5*tCLKP1, 6*tCLKP1 3
7*tCLKP1, 8*tCLKP1 4
... ...

MB96330 Series
tSCYCI
SCK for 0.8*VCC

ESCR:SCES = 0 0.2*VCC 0.2*VCC
SCK for 0.8*VCC 0.8*VCC

ESCR:SCES = 1 0.2*VCC
tSLOVI tOVSHI
0.8*VCC
SOT
0.2*VCC
tIVSHI tSHIXI
VIH VIH
SIN
VIL VIL
Internal Shift Clock Mode
tSLSHE tSHSLE
SCK for VIH VIH VIH

ESCR:SCES = 0
VIL VIL
SCK for VIH VIH

ESCR:SCES = 1
VIL VIL VIL
tFE tSLOVE
tRE
0.8*VCC
SOT
0.2*VCC
tIVSHE tSHIXE
VIH VIH
SIN
VIL VIL
External Shift Clock Mode

MB96330 Series
I2C Timing
(TA = -40°C to 125°C, VCC = AVCC = 3.0V to 5.5V,VSS = AVSS =0V)
Standard-mode Fast-mode*4
Parameter Symbol Condition Unit
Min Max Min Max
SCL clock frequency fSCL 0 100 0 400 kHz
Hold time (repeated) START condition
tHDSTA 4.0 — 0.6 — s
SDA↓→SCL↓
“L” width of the SCL clock tLOW 4.7 — 1.3 — s
“H” width of the SCL clock tHIGH 4.0 — 0.6 — s
Set-up time for a repeated START condition
tSUSTA 4.7 — 0.6 — s
SCL↑→SDA↓
R  1.7 k,
Data hold time C  50 pF*1
tHDDAT 0 3.45*2 0 0.9*3 s
SCL↓→SDA↓↑
Data set-up time
tSUDAT 250 — 100 — ns
SDA↓↑→SCL↑
Set-up time for STOP condition
tSUSTO 4.0 — 0.6 — s
SCL↑→SDA↑
Bus free time between a STOP and START condi-
tBUS 4.7 — 1.3 — s
tion
*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.
*2 : The maximum tHDDAT have only to be met if the device does not stretch the “L” width (tLOW) of the SCL signal.
*3 : A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement
tSUDAT ≥ 250 ns must then be met.
*4 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.
SDA
tSUDAT tHDSTA tBUS

tLOW
SCL
tHIGH
tHDSTA tHDDAT tSUSTA tSUSTO

MB96330 Series
14.5 USB Characteristics
(TA = -40°C to 105°C, VCC = AVCC= 3.0V to 5.5V,VSS = AVSS = 0V, VCC3 = 3.0V to 3.6V, USB pins UDP and UDM)
Value
Parameter Symbol Conditions Unit Remarks
Min Max
Input High level voltage VIH — 2.0 VCC  0.3 V *1
Input Low level voltage VIL — VSS  0.3 0.8 V *1
Input
characteristics Differential input sensitivity VDI — 0.2 — V *2
Differential common
VCM — 0.8 2.5 V *2
mode input voltage
External
pull-down
Output High level voltage VOH 2.8 3.6 V *3
resistance 
15 k
External
pull-up
Output Low level voltage VOL 0.0 0.3 V *3
resistance 
Output 1.5 k
characteristics
Crossover voltage VCRS — 1.3 2.0 V *4
Rise time tFR — 4 20 nS *5
Fall time tFF — 4 20 nS *5
Rise/fall time matching tRFM — 90 111.11  *5
Including
Output impedance ZDRV — 28 44 
Rs  27 
Input Transceiver edge rate
CEDGE — — 75 pF *6
capacitance control capacitance
Recommended
Series resistance RS — 25 30 
value:27 
*1 : The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within VIL (Max)  0.8 [V],
VIH (Min)  2.0 [V] (TTL input standard).
There are some hystereses to lower noise sensitivity.
(Continued)

MB96330 Series
(Continued)
*2 : Use differential-Receiver to receive USB differential data signal.
Differential-Receiver has 200 [mV] of differential input sensitivity when the differential data input is within 0.8 [V] to 2.5 [V] to the
local ground reference level.
Above voltage range is the common mode input voltage range.
1.0 [V]
Minimum differential input sensitivity [V]
0.2 [V]
0.8 [V] 2.5 [V]
Common mode input voltage [V]
*3 : The output drive capability of the driver is below 0.3 [V] at Low-State (VOL) (to 3.6 [V] and 1.5 k load), and 2.8 [V] or above (to
the VSS and 1.5 k load).
*4 : The cross voltage of the external differential output signal (D  /D  ) of USB I/O buffer is within 1.3 [V] to 2.0 [V].
D+
Max 2.0 [V]

VCRS standard range
Min 1.3 [V]
D-
*5 : Regarding tFR ,tFF, tRFM

They indicate rise time (Trise) and fall time (Tfall) of the differential data signal.
They are defined by the time between 10 to 90 of the output signal voltage.
For full-speed buffer, tFR/tFF ratio is regulated as within 10 to minimize RFI emission.
Rise time Fall time

UDP
VCRS 90% 90%
10% 10%
UDM
tFR tFF
(Continued)

MB96330 Series
(Continued)
*6 : The place to connect transceiver edge rate control capacitance CEDGE
For this USB I/O, it is recommended to use CEDGE control capacitor.
For USB Max standard as 75 pF, please control the edge characteristic of output waveform by connecting 30 to
50 [pF] (recommended value : 47 [pF] =: 50[pF]) to D  and D  lines when implementing on the board.
RS = 27 Ω
+D
CEDGE
3-State
RS = 27 Ω
-D
CEDGE
Driver output impedance 3  to 19 

Rs serial resistance value 25  to 30 
Please apply 27  of serial resistance value as a recommended value.

MB96330 Series
14.6 Analog Digital Converter
(TA = -40 °C to +125 °C, 3.0 V AVRH - AVRL, VCC = AVCC = 3.0V to 5.5V, VSS = AVSS = 0V)
Value
Min Typ Max
Resolution - - - - 10 bit
Total error - - -3 - +3 LSB
Nonlinearity error - - -2.5 - +2.5 LSB
Differential nonlinearity error - - -1.9 - +1.9 LSB
Zero reading voltage VOT AVRL - 1.5 AVRL+ AVRL +

ANn V
LSB 0.5 LSB 2.5 LSB
Full scale reading AVRH - AVRH - AVRH +
VFST ANn V
voltage 3.5 LSB 1.5 LSB 0.5 LSB
1.0 - 16,500 s 4.5V VCC  5.5V

Compare time - -
2.0 - - s 3.0V VCC  4.5V
0.5 - - s 4.5V VCC  5.5V

Sampling time - -
1.2 - - s 3.0V VCC  4.5V
AVSS, AVRL < VI <
Analog port input current IAIN ANn -3 - +3 A AVCC, AVRH
TA  25 °C,
-1 - +1 A AVSS, AVRL < VI <
AVCC, AVRH
Analog port input current IAIN ANn
TA  125 °C,
-3 - +3 A AVSS, AVRL < VI <
AVCC, AVRH
Analog input voltage range VAIN ANn AVRL - AVRH V

AVRH AVRH 0.75 AVcc - AVcc V
Reference voltage range
AVRL AVRL AVSS - 0.25 AVCC V
IA AVcc - 2.5 5 mA A/D Converter active
Power supply current A/D Converter not
IAH AVcc - - 5 A operated
IR AVRH/AVRL - 0.7 1 mA A/D Converter active
Reference voltage current A/D Converter not
IRH AVRH/AVRL - - 5 A operated
Offset between input - ANn - - 4 LSB
channels
Note: The accuracy gets worse as |AVRH - AVRL| becomes smaller.

MB96330 Series
Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.
Total error: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition
error and nonlinearity error.
Nonlinearity error: Deviation between a line across zero-transition line (“00 0000 0000” <--> “00 0000 0001”) and full-scale transition
line (“11 1111 1110” <--> “11 1111 1111”) and actual conversion characteristics.
Differential nonlinearity error: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
Zero reading voltage: Input voltage which results in the minimum conversion value.
Full scale reading voltage: Input voltage which results in the maximum conversion value.
Total error
3FF
1.5 LSB
3FE Actual conversion
characteristics
3FD
{1 LSB × (N − 1) + 0.5 LSB}
Digital output
004 VNT
(Actually-measured value)
003
Actual conversion
002 characteristics
Ideal characteristics
001
0.5 LSB
AVRL AVRH
Analog input
VNT  {1 LSB × (N  1)  0.5 LSB}

Total error of digital output “N”  [LSB]
1 LSB
AVRH  AVRL
1 LSB  (Ideal value) [V]
1024
N: A/D converter digital output value
VOT (Ideal value)  AVRL  0.5 LSB [V]

VFST (Ideal value)  AVRH  1.5 LSB [V]
VNT : A voltage at which digital output transitions from (N  1) to N.

MB96330 Series
Nonlinearity error Differential nonlinearity error
Ideal
3FF characteristics
Actual conversion
characteristics
3FE
{1 LSB × (N − 1) N+1 Actual conversion
+ VOT } characteristics
3FD VFST (actual
measurement
value)
Digital output
Digital output
N
VNT (actual
004 measurement value)
V (N + 1) T
Actual conversion N−1 (actual measurement
003
characteristics value)
VNT
002 (actual measurement value)
Ideal characteristics Actual conversion
001 N−2
characteristics
VOT (actual measurement value)
AVRL AVRH AVRL AVRH
Analog input Analog input
VNT  {1 LSB × (N  1)  VOT}

Nonlinearity error of digital output N  [LSB]
1 LSB
V (N+1) T  VNT
Differential nonlinearity error of digital output N  1 LSB [LSB]
1 LSB
VFST  VOT
1 LSB  [V]
1022
N : A/D converter digital output value
VOT : Voltage at which digital output transits from “000H” to “001H.”
VFST : Voltage at which digital output transits from “3FEH” to “3FFH.”
Notes on A/D Converter Section

• About the external impedance of the analog input and the sampling time of the A/D converter (with sample and hold circuit):
If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold
capacitor is insufficient, adversely affecting A/D conversion precision.
analog input circuit model:
R
Analog input Comparator
C
Sampling switch
Reference value:
• C = 8.5 pF (Max)

MB96330 Series
To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must
be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be
decreased so that the sampling time (Tsamp) is longer than the minimum value. Usually, this value is set to 7where= RC. If the
external input resistance (Rext) connected to the analog input is included, the sampling time is expressed as follows:
Tsamp [min] = 7 × (Rext + 2.6k) × C for 4.5 AVcc 5.5
Tsamp [min] = 7 × (Rext + 12.1k) × C for 3.0 AVcc 4.5
If the sampling time cannot be sufficient, connect a capacitor of about 0.1 F to the analog input pin.
About the error

The accuracy gets worse as |AVRH - AVRL| becomes smaller.

MB96330 Series
14.7 Alarm Comparator
(TA = -40 °C to +125 °C, VCC = AVCC = 3.0V - 5.5V, VSS = AVSS = 0V)
Value
Min Typ Max
Alarm comparator
IA5ALMF - 25 45 A enabled in fast mode
(one channel)
Power supply current AVCC Alarm comparator

IA5ALMS - 7 13 A enabled in slow mode
(one channel)
Alarm comparator
IA5ALMH - - 5 A disabled
-1 - +1 A TA = 25 °C
ALARM pin input current IALIN
-3 - +3 A TA = 125 °C
ALARM pin input voltage VALIN 0 - AVCC V
range
External low threshold 0.36 * AVCC 0.36 * AVCC
VEVTL(H->L) - V
high->low transition -0.25 -0.1
External low threshold 0.36 * AVCC 0.36 * AVCC
VEVTL(L->H) - V
low->high transition +0.1 +0.25
INTREF = 0
External high threshold VEVTH(H->L) 0.78 * AVCC 0.78 * AVCC
- V
high->low transition -0.25 -0.1
External high threshold 0.78 * AVCC 0.78 * AVCC
VEVTH(L->H) V
low->high transition +0.1 +0.25
Internal low threshold VIVTL(H->L) ALARM0, 0.9 1.1 - V
high->low transition ALARM1
Internal low threshold VIVTL(L->H) - 1.3 1.55 V
low->high transition
INTREF = 1
Internal high threshold VIVTH(H->L)
high->low transition 2.2 2.4 - V
Internal high threshold VIVTH(L->H) - 2.6 2.85 V

low->high transition
Switching hysteresis VHYS 50 - 300 mV
tCOMPF - 0.1 1 s CMD = 1 (fast)
Comparison time
tCOMPS - 1 10 s CMD = 0 (slow)
Threshold levels
Slow/Fast mode transition tCMD - 100 500 s specified above are not
time guaranteed within this
time

MB96330 Series
Comparator
Output
L
VxVTx(H->L) VHYS VALIN
VxVTx(L->H)

MB96330 Series
14.8 Low Voltage Detector characteristics
(TA = -40 °C to +125 °C, Vcc = AVcc = 3.0V - 5.5V, Vss = AVss = 0V)
Value
Min Max
Stabilization time TLVDSTAB 60 75 s
Level 0 VDL0 2.7 2.9 V CILCR:LVL[3:0]=”0000”
Level 10 VDL10 not used
CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.
Levels 10 to 15 are not used in this device.
dV V
For correct detection, the slope of the voltage level must satisfy dt ≤ 0.004 μs .
Faster variations are regarded as noise and may not be detected.
The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of Vcc = 2.7V. The electrical
characteristics however are only valid in the specified range (usually down to 3.0V).

MB96330 Series
Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup
behavior, please refer to the corresponding hardware manual chapter.
Voltage [V]
VCC
VDLx, Max
VDLx, Min
dV
dt
Time [s]
Normal Operation Low Voltage Reset Assertion Power Reset Extension Time

MB96330 Series
14.9 FLASH memory program/erase characteristics
Value
Parameter Unit Remarks
Min Typ Max
Without erasure pre-programming
Sector erase time - 0.9 3.6 s time
Without erasure pre-programming
Chip erase time - n*0.9 n*3.6 s time (n is the number of Flash sector
of the device)
Without overhead time for submitting
Word (16-bit width) programming time - 23 370 us write command
Program/Erase cycle 10 000 - - cycle
Flash data retention time 20 - - year *1
*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high
temperature measurements into normalized value at 85oC)

MB96330 Series
15. Example Characteristics

To be prepared

MB96330 Series
16. Package Dimension MB96(F)33x LQFP 144P
144-pin plastic LQFP Lead pitch 0.50 mm
Package width ×
20.0 × 20.0 mm
package length
Lead shape Gullwing
Sealing method Plastic mold
Mounting height 1.70 mm MAX
Weight 1.20g
Code
(FPT-144P-M08) P-LFQFP144-20×20-0.50
(Reference)
144-pin plastic LQFP Note 1) *:Values do not include resin protrusion.

(FPT-144P-M08) Resin protrusion is +0.25(.010)Max(each side).
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.
22.00±0.20(.866±.008)SQ
* 20.00±0.10(.787±.004)SQ
0.145±0.055
(.006±.002)
108 73
109 72
0.08(.003)
Details of "A" part

+0.20
1.50 –0.10
+.008 (Mounting height)
.059 –.004
0.10±0.10
INDEX 0˚~8˚ (.004±.004)
(Stand off)
144 37
"A" 0.50±0.20 0.25(.010)
(.020±.008)
LEAD No. 1 36 0.60±0.15
(.024±.006)
0.50(.020) 0.22±0.05
0.08(.003) M
(.009±.002)
Dimensions in mm (inches).
©2003-2008 FUJITSU MICROELECTRONICS LIMITED F144019S-c-4-7 Note: The values in parentheses are reference values.
C 2003 FUJITSU LIMITED F144019S-c-4-6

MB96330 Series
17. Ordering Information
Flash/ROM Persistent
Part number Subclock Low Voltage Package Remarks
Reset
MB96F336USA PMC-GSE2 *1 No 144 pin Plastic LQFP
Flash A (288KB) No with USB
MB96F336UWA PMC-GSE2 *1 Yes (FPT-144P-M08)
MB96F338YSA PMC-GSE2 *1 Yes

*1
No
MB96F338RSA PMC-GSE2 No 144 pin Plastic LQFP
Flash A (544KB)
MB96F338YWA PMC-GSE2 *1 Yes (FPT-144P-M08)
Yes
MB96F338RWA PMC-GSE2 *1 No
MB96F338USA PMC-GSE2 *1 No 144 pin Plastic LQFP
Flash A (544KB) No with USB
MB96F338UWA PMC-GSE2 *1 Yes (FPT-144P-M08)
MB96V300BRB-ES Emulated by ext. 416 pin Plastic BGA

Yes No
(for evaluation) RAM (BGA-416P-M02)
*1: These devices are under development and specification is preliminary. These products under development may change its
specification without notice.

MB96330 Series
18. Revision History
Revision Date Modification
Prelim 0.1 2007-05-23 Creation
- information about MB96F338U (with USB function) is added

Prelim 0.2 2007-08-14 - DMA 8ch --> 16ch
- ADC reference switch is removed
- Circuit Type of Device with “U“ suffix is added

- Circuit Type diagram: TTL input cell type was changed from NOR to NAND
Prelim 0.3 2007-09-11 - IO Map, IRQ table are updated
- Parallel Programing Flash Memory Control Signals is updated
- DC/AC spec of USB I/O is added
- Block diagram for MB96F338U was corrected: USB PB1 -> PB3
Prelim 0.4 2007-09-24 - IRQ table was modified: Vector number 111 was inserted (reserved)
- Pin assignment was corrected: not used resource name was removed
- Internal Max Freq 56MHz --> 48MHz

Prelim 0.5 2007-11-02 - DMA 12ch --> 10ch
- FPT-144P-M12 package was removed
Update of the block diagram to include USB block.

Update DC characteristics to include all USB pins characteristics.
IOMAP regenerated.
Prelim 1 2007-12-20
Memory maps and Flash configuration reworked.
Typos corrected across the document.
Renaming of the Flash banks.
• Features:
- Removed ADC reference switch
- changed USB description
• Lineup:
- option description added
- Part number names corrected
- Flash B removed
- RLT6 added
• Block diagrams:
- Flash B removed
- OUT5_R -> OUT6_R
- TX2_R, RX2_R added
Prelim 2 2008-02-07 - SIN2_R, SOT2_R, SCK2_R and SOT9 added
- not existing TTGx, TTGx_R and PPGx_R pins deleted
- RLT6 added
• Pin function description: relocated clock output and CAN pins added
• I/O circuit types updated
• Memory maps replaced by new standard maps
• Parallel Flash programming pinning removed
• IOMAP regenerated (naming style changed, all reserved registers added)
• DC current limits updated with new setting and corrected frequencies
• External bus timings: missing conditions added and readability improved
• Alarm comparator spec updated (transition voltages defined)
• Ordering information updated
• Typos and formatting corrected

MB96330 Series
Revision Date Modification
• Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes
and official notes and disclaimer added)
• Note about devices under development modified
• I/O map: Note added about reserved addresses
• Serial programming interface: Note about handshaking pins improved
• specified AD converter channel offset to 4LSB
• package code of MB96V300 corrected in ordering information
• Added voltage condition to pull-up resistance spec
• ROM devices removed from lineup, memory map and ordering information
• Ordering information: column “Flash/ROM added”
• Official package dimension drawing with additional notes added
• Empty pages removed
• adjusted Run and Sleep mode specifications according to evaluation results
Prelim 3 2008-11-24
• Absolute maximum ratings: VIUSB and VOUSB corrected, permitted power dissipation spec
added
• DC characteristics: Output H/L voltage for USB pins: specified for load of 20mA
• USB characteristics: updated according to MB91660 series
• Alarm comparator: Power supply current max values increased, comparison time reduced,
mode transition time newly added
• Handling devices: Notes added about Serial communication and about using ceramic resona-
tors.
• Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators.
For resonators, maximum frequency depends on Q-factor
• AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz
• New family member MB96F336U added
• VOL3 spec improved: spec valid for 3mA load for full Vcc range

MB96330 Series
19. Major Changes

Spansion Publication Number: DS07-13805-1E
Page Section Change Results
Electrical Characteristics Changed the item for “Zero reading voltage” and “Full scale reading
108
5. Analog Digital Converter voltage”.
NOTE: Please see “Document History” about later revised information.

MB96330 Series
Document History
Document Title: MB96330 Series F2MC-16FX 16-bit Proprietary Microcontroller
Document Number: 002-04586
Orig. of Submission
Revision ECN Description of Change
Change Date
**  AKIH 05/23/2007 Migrated to Cypress and assigned document number 002-04586.

No change to document contents or format.
*A 5245336 AKIH 05/13/2016 Updated to Cypress template

MB96330 Series
Sales, Solutions, and Legal Information

Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
Products PSoC®Solutions
ARM® Cortex® Microcontrollers cypress.com/arm PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Automotive cypress.com/automotive
Cypress Developer Community
Clocks & Buffers cypress.com/clocks
Forums | Projects | Video | Blogs | Training | Components
Interface cypress.com/interface
Lighting & Power Control cypress.com/powerpsoc Technical Support
Memory cypress.com/memory cypress.com/support
PSoC cypress.com/psoc
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless
© Cypress Semiconductor Corporation, 2007-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress
hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
of the Software is prohibited.
TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products
are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United
States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
Document Number: 002-04586 Rev. *A Revised May 13, 2016 Page 122 of 122

F MC-16FX 16-Bit Proprietary Microcontroller: MB96330 Series

Uploaded by

F MC-16FX 16-Bit Proprietary Microcontroller: MB96330 Series

Uploaded by

MB96330 Series

F2MC-16FX 16-bit Proprietary

CAN Input Capture Units

Document Number: 002-04586 Rev. *A Page 2 of 122

External bus interface Package

Document Number: 002-04586 Rev. *A Page 3 of 122

Document Number: 002-04586 Rev. *A Page 4 of 122

Features MB96V300 MB96(F)33xY/R MB96(F)33xU

Flash product: MB96F33x

YS Low voltage reset persistently on / Single clock devices

RS Low voltage reset can be disabled / Single clock devices

YW Low voltage reset persistently on / Dual clock devices

US USB / Low voltage reset can be disabled / Single clock devices

UW USB / Low voltage reset can be disabled / Dual clock devices

288KB 24KB ROM/Flash memory MB96F336U *1

Package BGA416 FPT-144P-M08

DMA 16 channels 10 channels

USART 10 channels 8 channels

A/D Converter 40 channels 40 channels 36 channels

A/D Converter Reference

16-bit Free-Running Timer 4 channels

16-bit Output Compare 12 channels

16-bit Input Capture 10 channels

16-bit Programmable Pulse

CAN Interface 5 channels 3 channels (1 channel for MB96F336U)

External Interrupts 16 channels

Non-Maskable Interrupt 1 channel

Real Time Clock 1

Document Number: 002-04586 Rev. *A Page 5 of 122

Features MB96V300 MB96(F)33xY/R MB96(F)33xU

Alarm comparator 2 channels

External bus interface Yes

Chip select 6 signals

Clock output function 2 channels

Low voltage reset Yes

On-chip RC-oscillator Yes

Document Number: 002-04586 Rev. *A Page 6 of 122

16FX Core Bus (CLKB)

DMA Peripheral Peripheral Voltage

SDA0, SDA1 I2C VCC

TIN0 ... TIN3

FRCK2_R I/O Timer 2

*1: Available only on devices with suffix “W”

Document Number: 002-04586 Rev. *A Page 7 of 8

Block diagram of MB96(F)33xU

16FX Core Bus (CLKB)

DMA Peripheral Peripheral Peripheral Voltage

Peripheral Bus 3 (CLK3)

TIN0 ... TIN3 CAN TX0 ... TX2, TX2_R *2

TIN3_R Timer 3 ch. *2 RX0 ... RX2, RX2_R *2

FRCK2_R I/O Timer 2

*1: Available only on devices with suffix “W”

Document Number: 002-04586 Rev. *A Page 8 of 8

*1: Devices with suffix W: X0A, X1A

Document Number: 002-04586 Rev. *A Page 9 of 122

Pin assignment of MB96F33xU (FPT-144P-M08) USB device

*1: Devices with suffix W: X0A, X1A

Document Number: 002-04586 Rev. *A Page 10 of 122

4. Pin Function Description

Pin name Feature Description

External bus interface (non multiplexed mode) data input/output. External

ADTG ADC A/D converter trigger input

ADTG_R ADC Relocated A/D converter trigger input

ALARMn Alarm comparator Alarm Comparator n input

ALE External bus External bus Address Latch Enable output

An External bus External bus non-multiplexed address output

ANn ADC A/D converter channel n input

AVCC Supply Analog circuits power supply

AVRH ADC A/D converter high reference voltage input

AVRL ADC A/D converter low reference voltage input

AVSS Supply Analog circuits power supply

C Voltage regulator Internally regulated power supply stabilization capacitor pin

CKOTn Clock output function Clock Output function n output

CKOTn_R Clock output function Relocated Clock Output function n output

CKOTXn Clock output function Clock Output function n inverted output

ECLK External bus External bus clock output

TIN3_R Timer 3 ch. 2 RX0 ... RX2, RX2_R 2