Computer Organization and Design: Lecture: 3 Tutorial: 1 Practical: 0 Credit: 4
Computer Organization and Design: Lecture: 3 Tutorial: 1 Practical: 0 Credit: 4
Computer Organization and Design: Lecture: 3 Tutorial: 1 Practical: 0 Credit: 4
1
2
Overview
➢ Register Transfer
➢ Logic Micro-operations
➢ Shift Micro-operations
CSE 211
How much storage capacity does each stage in a shift register
represent?
a) One bit
b) Two bits
c) Four bits
d) Eight bits
The bus used to connect the monitor to the CPU is
______
a) PCI bus
b) SCSI bus
c) Memory bus
d) Rambus
Tri-state Buffer Switch Equivalent
When activated into its third state it disables or turns “OFF” its output producing
an open circuit condition that is neither at a logic “HIGH” or “LOW”, but instead
gives an output state of very high impedance, High-Z, or more commonly Hi-Z.
Then this type of device has two logic state inputs, “0” or a “1” but can produce
three different output states, “0”, “1” or ” Hi-Z ” which is why it is called a “Tri” or
“3-state” device.
Note that this third state is NOT equal to a logic level “0” or “1”, but is an high
impedance state in which the buffers output is electrically disconnected from
the rest of the circuit. As a result, no current is drawn from the supply.
7
CSE 211
8
CSE 211
9
Memory Transfer
Memory is usually accessed in computer systems by putting the desired
address in a special register, the Memory Address Register (MAR, or AR)
M
Memory Read
AR
unit Write
CSE 211
10
Memory Read
R1 ← M[MAR]
CSE 211
11
Memory Write
M[MAR] ← R1
CSE 211
12
CSE 211
13
MICROOPERATIONS
CSE 211
14
Arithmetic MICROOPERATIONS
Binary Adder
CSE 211
17
Binary Adder-Subtractor
Binary Adder-Subtractor
B3 A3 B2 A2 B1 A1 B0 A0
FA C3 FA C2 FA C1 FA C0
C4 S3 S2 S1 S0
CSE 211
18
Binary Incrementer
Binary Incrementer
A3 A2 A1 A0 1
x y x y x y x y
HA HA HA HA
C S C S C S C S
C4 S3 S2 S1 S0
CSE 211
19
Arithmetic Circuits
Cin
S1
S0
A0 X0 C0
S1 D0
S0 FA
B0 0 Y0 C1
1 4x1
2 MUX
3
A1 X1 C1
S1 D1
S0 FA
B1 Y1 C2
0
1 4x1
2 MUX
3
A2 X2 C2
S1 D2
S0 FA
B2 0 Y2 C3
1 4x1
2 MUX
3
A3 X3 C3
S1 D3
S0 FA
B3 0 Y3 C4
1 4x1
2 MUX Cout
3
0 1
CSE 211