Complex Engineering Activity: Digital Electronics

✾ DIGITAL ELECTRONICS ✾
Complex Engineering Activity

Prepared by

Muhammad Mohsin 190346

Hassan Riaz Khan 190382

Usman Ahmad 190368

To be submitted to

Dr. Muhammad Atif

1|Page
Complex Engineering Activity: Digital Electronics

Table Of Contents

(Page)

Objective…..……………………………………………………………………….3

Outcomes and Motives………………...…………………………….…..…3

Problem Statement……….....................…………………………….……...4

Questions and Tasks……..……………...…………………………….……...5

Solution.……………………………………………………………………….….…6

Conclusion………………………………………………………………………….20

2|Page
Complex Engineering Activity: Digital Electronics

OBJECTIVE

The objective of this complex engineering activity is to carry out research,

1. The activity requires abstract thinking, and originality in analysis to

hardware and software models of the activity (Attribute: Level of Interaction)

2. High-level problems including many parts or subproblems (Attribute:

Familiarity)

OUTCOMES AND MOTIVES

The outcome of this activity is that the students may be able to partially attain
some or all of the

following graduate attributes:

1. GA1: Engineering Knowledge

2. GA2: Problem Analysis

3. GA3: Design/Development of Solutions

4. GA4: Investigation

5. GA5: Modern Tool Usage

6. GA9: Individual and Teamwork

7. GA10: Lifelong Learning

3|Page
Complex Engineering Activity: Digital Electronics

CLO STATEMENT

CLO-2: Enable the students to apply acquired knowledge both at the individual
and collective level to solve engineering problems.

CLO-3: Construct and investigate the hardware circuits of different technologies

PROBLEM STATEMENT

ALU Implementation Using CMOS Technology

An arithmetic-logic unit is the part of a central processing unit that carries out
arithmetic and logic operations on the operands in computer instruction words.

CPU is the heart of the computer and ALU is the core of the CPU. The design of
a simple ALU can be done using CMOS technology. CMOS technology has both
N logic and P logic. N logic is connected to the ground (pull-down network)
and p logic is connected to Vdd and acts as a pull-up network. An increase in
the electric field leads to degradation of the device performance. An
enhancement in the basic function of a transistor, allowed for the designs to be
implemented using fewer transistors and reduced interconnections.

4|Page
Complex Engineering Activity: Digital Electronics

Design Requirements

• You are required to design a 2-bit ALU using the CMOS technology. The ALU can
perform arithmetic operations such as addition, subtraction, and logical operations
such as NAND and NOR. The design is implemented using a 2:4 decoder to select any
one of the four operations

• 2:4 Decoder: For selecting any particular operation in an ALU. A total of 4

• ALU: A typical ALU should perform addition, subtraction, logical NOR, and NAND. The
said functionalities should be implemented using Full Adder, Full Subtractor, Logical
NOR, and Logical NAND.

The simulation of the project should be designed on “Export Dsch” software only

Note: Use the link below to access the research paper on “ALU implementation using CMOS
technology” for further reference.
https://drive.google.com/file/d/1sAeNiLimeOAE8imSJsscSOPGVjfpTkNT/view?usp=sharing

Questions and Tasks

1. Design a 2-bit ALU system on Export Dsch software.

2. A detailed report on each function of your project. Use figures from simulations and

truth tables to explain the functionality of the whole system. Note: Use the report

format which has already been sent to your CR.

3. Ensure that you have made effective use of both simulation and explanation to

document your report. All components referenced within your simulation should be

clearly labeled and comments should be employed to add additional clarity as

required.

4. Design, document, debug and test your simulation.

5|Page
Complex Engineering Activity: Digital Electronics

SOLUTION

We approach this design problem with a “modular” approach – by this we mean we

Gate Circuits using CMOS and User Defined Symbols

AND Gate circuit

A B AND OUTPUT
0 0 0
0 1 0
1 0 0
1 1 1

6|Page
Complex Engineering Activity: Digital Electronics

OR Gate circuit

A B OR OUTPUT

0 0 0

0 1 1

1 0 1

1 1 1

7|Page
Complex Engineering Activity: Digital Electronics

NOR Gate circuit

A B NOR OUTPUT

0 0 1

0 1 0

1 0 0

1 1 0

8|Page
Complex Engineering Activity: Digital Electronics

NAND Gate circuit

A B NAND OUTPUT
0 0 1
0 1 1
1 0 1
1 1 0

XOR Gate circuit

A B XOR OUTPUT
0 0 0
0 1 1
1 0 1
1 1 0

9|Page
Complex Engineering Activity: Digital Electronics

NOT Gate circuit

INPUT NOT OUTPUT

2 TO 4 DECODER

10 | P a g e
Complex Engineering Activity: Digital Electronics

A B D0 D1 D2 D3
0 0 0 0 0 1
0 1 0 0 1 0
1 0 0 1 0 0
1 1 1 0 0 0

LOGIC UNIT CMOS

11 | P a g e
Complex Engineering Activity: Digital Electronics

FULL ADDER

A B C SUM CARRY

0 0 0 0 0

0 0 1 1 0

0 1 0 1 0

0 1 1 0 1

1 0 0 1 0

1 0 1 0 1

1 1 0 0 1

1 1 1 1 1

12 | P a g e
Complex Engineering Activity: Digital Electronics

FULL SUBTRACTOR

A B C DIFFERENCE BORROW

0 0 0 0 0

0 0 1 1 1

0 1 0 1 1

0 1 1 0 1

1 0 0 1 0

1 0 1 0 0

1 1 0 0 0

1 1 1 1 1

13 | P a g e
Complex Engineering Activity: Digital Electronics

ARITHMETIC UNIT CMOS

ALU CMOS with Switches

14 | P a g e
Complex Engineering Activity: Digital Electronics

S1 S0 Function

0 0 NAND

0 1 NOR

1 0 Full Adder

1 1 Full Subtractor

SIMULATIONS

CMOS ALU with Pulses

15 | P a g e
Complex Engineering Activity: Digital Electronics

NAND Operation

NOR Operation

16 | P a g e
Complex Engineering Activity: Digital Electronics

Full Adder

Full Subtractor

17 | P a g e
Complex Engineering Activity: Digital Electronics

ALU

18 | P a g e
Complex Engineering Activity: Digital Electronics

Block Diagram

Conclusion

In this CEA, we used the knowledge gained throughout the course to construct and design an

ALU (ARITHMETIC LOGIC UNIT) using CMOS. The ALU is the core of the CPU and the CPU is

essentially the brain of the computer. All logical operations are taken place here and ALU is

responsible for the Athematic operations and computations such as addition, subtraction,

multiplication, and division.

We have used CMOS technology to successfully design and simulate a 2-bit ALU responsible

for arithmetic operations. Our ALU fulfills all the design requirements and criteria; such as it can

operate Full Adder, Full Subtractor, Logical NOR, and Logical NAND successfully.

This CEA allowed us to dive deep down into the world of Digital Electronics and deal with real-

life projects and problems for which we require a thorough understanding of the core and

essence of Digital Electronics – having successfully designed the ALU we have a new profound

outlook on the background of computing and logical devices that we use in our daily lives.

19 | P a g e