MC33290
MC33290
MC33290
33290
ISO9141 PHYSICAL INTERFACE
ORDERING INFORMATION
Temperature Range (TA) -40 to 125C Package
Device Operates Over Wide Supply Voltage of 8.0 to 18V Operating Temperature of -40 to 125C MC33290D/R2 Interfaces Directly to Standard CMOS Microprocessors MCZ33290EF/R2 ISO K Line Pin Protected Against Shorts to Ground Thermal Shutdown with Hysteresis ISO K Line Pin Capable of High Currents ISO K Line Can Be Driven with up to 10 nF of Parasitic Capacitance 8.0 kV ESD Protection Attainable with Few Additional Components Standby Mode: No VBat Current Drain with VDD at 5.0 V Low Current Drain During Operation with VDD at 5.0 V Pb-Free Packaging Designated by Suffix Code EF
8-SOICN
+VBAT VDD
33290
VDD MCU Dx SCIR D x SCITx D CEN RX TX ISO GND VDD VBB ISO K-Line T xD R xD
Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products.
VBB 1 50 V
RHys
33290
PIN CONNECTIONS
PIN CONNECTIONS
1 1 2 2 3 3 4 4
88 77 66 55
CEN VDD RX TX
Notes 1. NC pins should not have any connections made to them. NC pins are not guaranteed to be open circuits.
33290
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS
Table 2. Maximum Ratings All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.
Rating VDD DC Supply Voltage VBB Load Dump Peak Voltage ISO Pin Load Dump Peak Voltage ISO Short Circuit Current Limit ESD Voltage
(3) (2)
Unit V V V A V
Human Body Model (4) Machine Model (4) ISO Clamp Energy (5) Storage Temperature Operating Case Temperature Operating Junction Temperature Power Dissipation TA = 25C Peak Package Reflow Temperature During Reflow Thermal Resistance Junction-to-Ambient
(6) (7)
2000 200 10 -55 to +150 -40 to +125 -40 to +150 mJ C C C W 0.8 C C/W 150
TPPRT RJA
Note 7.
Notes 2. Device will survive double battery jump start conditions in typical applications for 10 minutes duration, but is not guaranteed to remain within specified parametric limits during this duration. 3. ESD data available upon request. 4. ESD1 testing is performed in accordance with the Human Body Model (CZAP = 100 pF, RZAP = 1500 ), ESD2 testing is performed in accordance with the Machine Model (CZAP = 200 pF, RZAP = 0 ). 5. 6. 7. Nonrepetitive clamping capability at 25C. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device. Freescales Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
33290
Symbol
Min
Typ
Max
Unit
IDD(SS)
mA
IDD(Q)
0.1 mA
IBB(SS)
1.0 A
IBB(Q)
50 mA
1.0 V
0.3 VDD 40 A V
2.0
Chip Enable Pull-Down Current (10) TX Input Low-Voltage Threshold RISO = 510 (11) TX Input High-Voltage Threshold RISO = 510
(12)
0.3 x VDD V
-2.0 A V
TX Pull-Up Current (13) RX Output Low-Voltage Threshold RISO = 510 , TX = 0.2 VDD, Rx Sinking 1.0 mA RX Output High-Voltage Threshold RISO = 510 , TX = 0.8 VDD, RX Sourcing 250 A Thermal Shutdown (14)
170
0.2 VDD V
Notes 8. When IBB transitions to >100 A. 9. When IBB transitions to <100 A. 10. Enable pin has an internal current pull-down. Pull-down current is measured with CEN pin at 0.3 VDD. 11. 12. 13. 14. Measured by ramping TX down from 0.7 VDD and noting TX value at which ISO falls below 0.2 VBB. Measured by ramping TX up from 0.3 VDD and noting the value at which ISO rises above 0.9 VBB. Tx pin has internal current pull-up. Pull-up current is measured with TX pin at 0.7 VDD. Thermal Shutdown performance (TLIM) is guaranteed by design but not production tested.
33290
Table 3. Static Electrical Characteristics (Continued) Characteristics noted under conditions of 4.75 V VDD 5.25 V, 8.0 V VBB 18 V, -40C TC 125C, unless otherwise noted.
Characteristic ISO I/O Input Low Voltage Threshold RISO = 0 , TX = 0.8 VDD
(15)
Symbol
Min
Typ
Max
Unit
VIL(ISO) VIH(ISO) 0.7 x VBB VHys(ISO) IPU(ISO) -5.0 ISC(ISO) 50 VOL(ISO) VOH(ISO) 0.95 x VBB 0.1 x VBB 1000 -140 0.05 x VBB 0.1 x VBB 0.4 x VBB
Input High Voltage Threshold RISO = 0 , TX = 0.8 VDD (16) Input Hysteresis (17) Internal Pull-Up Current RISO = , TX = 0.8 VDD, VISO = 9.0 V, VBB = 18 V Short Circuit Current Limit (18) RISO = 0 , TX = 0.4 VDD, VISO = VBB Output Low Voltage RISO = 510 , TX = 0.2 VDD Output High Voltage RISO = , TX = 0.8 VDD
V A
mA
Notes 15. ISO ramped from 0.8 VBB to 0.4 VBB, Monitor RX, Value of ISO voltage at which RX transitions to 0.3 VDD. 16. 17. 18. ISO ramped from 0.4 VBB to 0.8 VBB, Monitor RX, Value of ISO voltage at which RX transitions to 0.7 VDD. Input Hysteresis, VHys(ISO) = VIH(ISO) - VIL(ISO). ISO has internal current limiting.
33290
33290
0.6 VIH; VDD = 5.25 V, VBB = 18 V VIH; VDD = 4.75 V, VBB = 8.0 V
1.2 1.0 0.8 0.6 0.4 0.2 VOL 0 -50 0 50 100 150 VDD = 4.75 V, VBB = 8.0 V and VDD = 5.25 V, VBB = 18 V VOH
0.575 0.55
0.525 0.5 VIL; VDD = 5.25 V, VBB = 18 V VIL; VDD = 4.75 V, VBB = 8.0 V 0 50 100 150 TA, AMBIENT TEMPERATURE (C)
0.475 -50
0.95 tfall(ISO), ISO FALL TIME (s) 0.9 0.85 0.8 0.75 VDD = 4.75 V, VBB = 8.0 V 0.7 0.65 -50
0.7 VDD = 5.25 V, VBB = 18 V 0.6 VDD = 4.75 V, VBB = 8.0 V 0.5 0.4 0.3 0.2 -50 PdH-L
50
100
150
33290
TYPICAL APPLICATIONS
INTRODUCTION
The 33290 is a serial link bus interface device conforming to the ISO 9141 physical bus specification. The device was designed for automotive environment usage compliant with On-Board Diagnostic (OBD) requirements set forth by the California Air Resources Board (CARB) using the ISO K line. The device does not incorporate an ISO L line. It provides bidirectional half-duplex communications interfacing from a microcontroller to the communication bus. The 33290 incorporates circuitry to interface the digital translations from 5.0 V microcontroller logic levels to battery level logic and from battery level logic to 5.0 V logic levels. The 33290 is built using Freescale Semiconductors SMARTMOS process and is packaged in an 8-pin plastic SOIC.
FUNCTIONAL DESCRIPTION
The 33290 transforms 5.0 V microcontroller logic signals to battery level logic signals and visa versa. The maximum data rate is set by the fall time and the rise time. The fall time is set by the output driver. The rise time is set by the bus capacitance and the pull-up resistors on the bus. The fall time of the 33290 allows data rates up to 150 kbps using a 30 percent maximum bit time transition value. The serial link interface will remain fully functional over a battery voltage range of 6.0 to 18 V. The device is parametrically specified over a dynamic VBB voltage range of 8.0 to 18 V. Required input levels from the microcontroller are ratiometric with the VDD voltage normally used to power the microcontroller. This enhances the 33290s ability to remain in harmony with the RX and TX control input signals of the microcontroller. The RX and TX control inputs are compatible with standard 5.0 V CMOS circuitry. For fault-tolerant purposes the TX input from the microcontroller has an internal passive pull-up to VDD, while the CEN input has an internal passive pull-down to ground. A pull-up to battery is internally provided as well as an active data pull-down. The internal active pull-down is current-limit-protected against shorts to battery and further protected by thermal shutdown. Typical applications have reverse battery protection by the incorporation of an external 510 pull-up resistor and diode to battery. Reverse battery protection of the device is provided by using a reverse battery blocking diode (D in the Simplified Application Diagram on page 1). Battery line transient protection of the device is provided for by using a 45 V zener and a 500 resistor connected to the VBB source as shown in the same diagram. Device ESD protection from the communication lines exiting the module is through the use of the capacitor connected to the VBB device pin and the capacitor used in conjunction with the 27 V zener connected to the ISO pin.
33290
PACKAGING
PACKAGE DIMENSIONS
For the most current package revision, visit www.freescale.com and perform a keyword search using the 98A listed below.
33290
10
REVISION HISTORY
REVISION HISTORY
REVISION 6.0
DATE 7/2006
DESCRIPTION OF CHANGES
7.0
10/2006
8.0
8/2008
Implemented Revision History page Converted to Freescale format and updated to the prevailing for and style Added Pb-free suffix EF Removed MC33290EG/R2 and replaced with MCZ33290EG/R2 in the Ordering Information block Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from Maximum Ratings on page 4. Added note with instructions to obtain this information from www.freescale.com. Corrected the Document header information. Updated to the current Freescale form and style.
33290
11
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals, must be validated for each customer application by customers technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. Freescale Semiconductor, Inc., 2006-2008. All rights reserved.