a CMOS

12-Bit Monolithic Multiplying DAC

AD7541A
FEATURES FUNCTIONAL BLOCK DIAGRAM
Improved Version of AD7541
10kΩ 10kΩ 10kΩ
Full Four-Quadrant Multiplication VREF
12-Bit Linearity (Endpoint)
20kΩ 20kΩ 20kΩ 20kΩ 20kΩ
All Parts Guaranteed Monotonic
S1 S2 S3 S12
TTL/CMOS Compatible
Low Cost
Protection Schottky Diodes Not Required OUT2
Low Logic Input Leakage
OUT1
10kΩ
RFEEDBACK

GENERAL DESCRIPTION BIT 1 (MSB) BIT 2 BIT 3 BIT 12 (LSB)

The Analog Devices AD7541A is a low cost, high performance DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)
12-bit monolithic multiplying digital-to-analog converter. It is
LOGIC: A SWITCH IS CLOSED TO IOUT1 FOR
fabricated using advanced, low noise, thin film on CMOS ITS DIGITAL INPUT IN A "HIGH" STATE.
technology and is available in a standard 18-lead DIP and in
20-terminal surface mount packages. PRODUCT HIGHLIGHTS
The AD7541A is functionally and pin compatible with the in- Compatibility: The AD7541A can be used as a direct replace-
dustry standard AD7541 device and offers improved specifica- ment for any AD7541-type device. As with the Analog Devices
tions and performance. The improved design ensures that the AD7541, the digital inputs are TTL/CMOS compatible and
device is latch-up free so no output protection Schottky diodes have been designed to have a ± 1 µA maximum input current
are required. requirement so as not to load the driving circuitry.
This new device uses laser wafer trimming to provide full 12-bit Improvements: The AD7541A offers the following improved
endpoint linearity with several new high performance grades. specifications over the AD7541:
1. Gain Error for all grades has been reduced with premium
ORDERING GUIDE 1 grade versions having a maximum gain error of ± 3 LSB.
Relative Gain 2. Gain Error temperature coefficient has been reduced to
Temperature Accuracy Error Package 2 ppm/°C typical and 5 ppm/°C maximum.
Model2 Range TMIN to T MAX TA = +258C Options3
3. Digital-to-analog charge injection energy for this new device
AD7541AJN 0°C to +70°C ± 1 LSB ± 6 LSB N-18 is typically 20% less than the standard AD7541 part.
AD7541AKN 0°C to +70°C ± 1/2 LSB ± 1 LSB N-18
AD7541AJP 0°C to +70°C ± 1 LSB ±6 P-20A 4. Latch-up proof.
AD7541AKP 0°C to +70°C ± 1/2 LSB ±1 P-20A
5. Improvements in laser wafer trimming provides 1/2 LSB max
AD7541AKR 0°C to +70°C ± 1/2 LSB ±1 R-18
AD7541AAQ –25°C to +85°C ± 1 LSB ± 6 LSB Q-18 differential nonlinearity for top grade devices over the operat-
AD7541ABQ –25°C to +85°C ± 1/2 LSB ± 1 LSB Q-18 ing temperature range (vs. 1 LSB on older 7541 types).
AD7541ASQ –55°C to +125°C ± 1 LSB ± 6 LSB Q-18 6. All grades are guaranteed monotonic to 12 bits over the
AD7541ATQ –55°C to +125°C ± 1/2 LSB ± 1 LSB Q-18
AD7541ASE –55°C to +125°C ± 1 LSB ± 6 LSB E-20A
operating temperature range.
AD7541ATE –55°C to +125°C ± 1/2 LSB ± 1 LSB E-20A
NOTES
1
Analog Devices reserves the right to ship either ceramic (D-18) or cerdip (Q-18)
hermetic packages.
2
To order MIL-STD-883, Class B process parts, add /883B to part number. Contact
local sales office for military data sheet.
3
E = Leadless Ceramic Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip
Carrier; Q = Cerdip; R = Small Outline IC.

REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
which may result from its use. No license is granted by implication or Tel: 617/329-4700 World Wide Web Site: http://www.analog.com
otherwise under any patent or patent rights of Analog Devices. Fax: 617/326-8703 © Analog Devices, Inc., 1997
AD7541A–SPECIFICATIONS (V DD = +15 V, VREF = +10 V; OUT 1 = OUT 2 = GND = 0 V unless otherwise noted)
TA = TA =
Parameter Version +258C TMIN, TMAX1 Units Test Conditions/Comments

ACCURACY
Resolution All 12 12 Bits
Relative Accuracy J, A, S ±1 ±1 LSB max ± 1 LSB = ±0.024% of Full Scale
K, B, T ± 1/2 ± 1/2 LSB max ± 1/2 LSB = ± 0.012% of Full Scale
Differential Nonlinearity J, A, S ±1 ±1 LSB max All Grades Guaranteed Monotonic
K, B, T ± 1/2 ± 1/2 LSB max to 12 Bits, TMIN to TMAX.
Gain Error J, A, S ±6 ±8 LSB max Measured Using Internal RFB and Includes
K, B, T ±3 ±5 LSB max Effect of Leakage Current and Gain TC.
Gain Error Can Be Trimmed to Zero.
Gain Temperature Coefficient2
DGain/DTemperature All 5 5 ppm/°C max Typical Value Is 2 ppm/°C.
Output Leakage Current
OUT1 (Pin 1) J, K ±5 ± 10 nA max All Digital Inputs = 0 V.
A, B ±5 ± 10 nA max
S, T ±5 ± 200 nA max
OUT2 (Pin 2) J, K ±5 ± 10 nA max All Digital Inputs = VDD .
A, B ±5 ± 10 nA max
S, T ±5 ± 200 nA max
REFERENCE INPUT
Input Resistance (Pin 17 to GND) All 7–18 7–18 kΩ min/max Typical Input Resistance = 11 kΩ.
Typical Input Resistance Temperature
Coefficient = –300 ppm/°C.
DIGITAL INPUTS
VIH (Input HIGH Voltage) All 2.4 2.4 V min
VIL (Input LOW Voltage) All 0.8 0.8 V max
I IN (Input Current) All ±1 ±1 µA max Logic Inputs Are MOS Gates. IIN typ (25°C) = 1 nA.
CIN (Input Capacitance) 2 All 8 8 pF max VIN = 0 V
POWER SUPPLY REJECTION
DGain/DVDD All ± 0.01 ± 0.02 % per % max DVDD = ± 5%
POWER SUPPLY
VDD Range All +5 to +16 +5 to +16 V min/V max Accuracy Is Not Guaranteed Over This Range.
I DD All 2 2 mA max All Digital Inputs VIL or V IH.
100 500 µA max All Digital Inputs 0 V or VDD .

AC PERFORMANCE CHARACTERISTICS
These Characteristics are included for Design Guidance only and are not subject to test. VDD = +15 V, VIN = +10 V except where noted,
OUT1 = 0UT2 = GND = 0 V, Output Amp is AD544 except where noted.
TA = TA =
Parameter Version1 +258C TMIN, TMAX1 Units Test Conditions/Comments

PROPAGATION DELAY (From Digital Input OUT 1 Load = 100 Ω, CEXT = 13 pF.
Change to 90% of Final Analog Output) All 100 — ns typ Digital Inputs = 0 V to VDD or VDD to 0 V.
DIGITAL TO ANALOG GLITCH VREF = 0 V. All digital inputs 0 V to VDD or
IMPULSE VDD to 0 V.
All 1000 — nV-sec typ Measured using Model 50K as output amplifier.
3
MULTIPLYING FEEDTHROUGH ERROR
(VREF to OUT1) All 1.0 — mV p-p typ VREF = ± 10 V, 10 kHz sine wave.
OUTPUT CURRENT SETTLING TIME All 0.6 — µs typ To 0.01% of full-scale range.
OUT 1 Load = 100 Ω, CEXT = 13 pF.
Digital Inputs = 0 V to VDD or VDD to 0 V.
OUTPUT CAPACITANCE
COUT1 (Pin 1) All 200 200 pF max Digital Inputs
COUT2 (Pin 2) All 70 70 pF max = VIH
COUT1 (Pin 1) All 70 70 pF max Digital Inputs
COUT2 (Pin 2) All 200 200 pF max = VIL
NOTES
1
Temperature range as follows: J, K versions, 0°C to +70°C; A, B versions, –25°C to +85°C; S, T versions, –55°C to +125°C.
2
Guaranteed by design but not production tested.
3
To minimize feedthrough in the ceramic package (Suffix D) the user must ground the metal lid.
Specifications subject to change without notice.

–2– REV. B
 AD7541A
ABSOLUTE MAXIMUM RATINGS* Operating Temperature Range
(TA = +25°C unless otherwise noted) Commercial (J, K Versions) . . . . . . . . . . . . . 0°C to +70°C
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +17 V Industrial (A, B Versions) . . . . . . . . . . . . . –25°C to +85°C
VREF to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 25 V Extended (S, T Versions) . . . . . . . . . . . . . –55°C to +125°C
VRFB to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 25 V Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C
Digital Input Voltage to GND . . . . . . . . –0.3 V, VDD + 0.3 V Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . +300°C
OUT 1, OUT 2 to GND . . . . . . . . . . . . –0.3 V, VDD + 0.3 V *Stresses above those listed under Absolute Maximum Ratings may cause perma-
Power Dissipation (Any Package) nent damage to the device. This is a stress rating only; functional operation of the
To +75°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450 mW device at these or any other conditions above those indicated in the operational
Derates above +75°C . . . . . . . . . . . . . . . . . . . . . . 6 mW/°C sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.

CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. WARNING!
Although the AD7541A features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
ESD SENSITIVE DEVICE
precautions are recommended to avoid performance degradation or loss of functionality.

TERMINOLOGY OUTPUT LEAKAGE CURRENT

RELATIVE ACCURACY Current which appears at OUTI with the DAC loaded to all 0s
Relative accuracy or endpoint nonlinearity is a measure of the or at OUT2 with the DAC loaded to all 1s.
maximum deviation from a straight line passing through the
endpoints of the DAC transfer function. It is measured after MULTIPLYING FEEDTHROUGH ERROR
adjusting for zero and full scale and is expressed in % of full- AC error due to capacitive feedthrough from VREF terminal to
scale range or (sub)multiples of 1 LSB. OUT1 with DAC loaded to all 0s.

DIFFERENTIAL NONLINEARITY OUTPUT CURRENT SETTLING TIME

Differential nonlinearity is the difference between the measured Time required for the output function of the DAC to settle to
change and the ideal l LSB change between any two adjacent within 1/2 LSB for a given digital input stimulus, i.e., 0 to full
codes. A specified differential nonlinearity of ±1 LSB max over scale.
the operating temperature range insures monotonicity.
PROPAGATION DELAY
GAIN ERROR This is a measure of the internal delay of the circuit and is mea-
Gain error is a measure of the output error between an ideal sured from the time a digital input changes to the point at which
DAC and the actual device output. For the AD7541A, ideal the analog output at OUT1 reaches 90% of its final value.
maximum output is
DIGITAL-TO-ANALOG CHARGE INJECTION (QDA)
 4095 
–  4096  (VREF ). This is a measure of the amount of charge injected from the
  digital inputs to the analog outputs when the inputs change
Gain error is adjustable to zero using external trims as shown in state. It is usually specified as the area of the glitch in nV secs
Figures 4, 5 and 6. and is measured with VREF = GND and a Model 50K as the
output op amp, C1 (phase compensation) = 0 pF.

PIN CONFIGURATIONS
DIP/SOIC LCCC PLCC
OUT 2
OUT 1

OUT 2
OUT 1
VREF

VREF
RFB

RFB
NC

NC

OUT1 1 18 RFEEDBACK

17 VREF IN 3 2 1 20 19 3 2 1 20 19
OUT2 2

GND 3 16 VDD (+) PIN 1

GND 4 18 VDD GND 4 18 VDD
IDENTIFIER
BIT 1 (MSB) 4 15 BIT 12 (LSB) BIT 1 (MSB) 5 17 BIT 12 (LSB)
AD7541A AD7541A BIT 1 (MSB) 5 17 BIT 12 (LSB)
AD7541A
BIT 2 5 TOP VIEW 14 BIT 11 BIT 2 6 TOP VIEW 16 BIT 11 BIT 2 6 TOP VIEW 16 BIT 11
(Not to Scale) (Not to Scale)
BIT 3 6 13 BIT 10 BIT 3 7 15 BIT 10 (Not to Scale)
BIT 3 7 15 BIT 10
BIT 4 8 14 BIT 9
BIT 4 7 12 BIT 9 BIT 4 8 14 BIT 9
BIT 5 8 11 BIT 8 9 10 11 12 13
9 10 11 12 13
BIT 7
BIT 8
BIT 5
BIT 6
NC

BIT 6 9 10 BIT 7 NC = NO CONNECT

BIT 5

BIT 6
NC
BIT 7

BIT 8

NC = NO CONNECT

REV. B –3–
AD7541A
GENERAL CIRCUIT INFORMATION APPLICATIONS
The simplified D/A circuit is shown in Figure 1. An inverted UNIPOLAR BINARY OPERATION
R-2R ladder structure is used—that is, the binarily weighted (2-QUADRANT MULTIPLICATION)
currents are switched between the OUT1 and OUT2 bus lines, Figure 4 shows the analog circuit connections required for uni-
thus maintaining a constant current in each ladder leg indepen- polar binary (2-quadrant multiplication) operation. With a dc
dent of the switch state. reference voltage or current (positive or negative polarity) ap-
10kΩ 10kΩ 10kΩ plied at Pin 17, the circuit is a unipolar D/A converter. With an
VREF
ac reference voltage or current, the circuit provides 2-quadrant
20kΩ 20kΩ 20kΩ 20kΩ 20kΩ multiplication (digitally controlled attenuation). The input/
S1 S2 S3 S12 output relationship is shown in Table II.
R1 provides full-scale trim capability [i.e., load the DAC register
OUT2
to 1111 1111 1111, adjust R1 for VOUT = –VREF (4095/4096)].
Alternatively, Full Scale can be adjusted by omitting R1 and R2
OUT1
10kΩ
and trimming the reference voltage magnitude.
RFEEDBACK
C1 phase compensation (10 pF to 25 pF) may be required for
BIT 1 (MSB) BIT 2 BIT 3 BIT 12 (LSB) stability when using high speed amplifiers. (C1 is used to cancel
DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE) the pole formed by the DAC internal feedback resistance and
LOGIC: A SWITCH IS CLOSED TO IOUT1 FOR output capacitance at OUT1).
ITS DIGITAL INPUT IN A "HIGH" STATE.
Amplifier A1 should be selected or trimmed to provide VOS ≤
Figure 1. Functional Diagram (Inputs HIGH) 10% of the voltage resolution at VOUT. Additionally, the ampli-
fier should exhibit a bias current which is low over the tempera-
The input resistance at VREF (Figure 1) is always equal to RLDR ture range of interest (bias current causes output offset at VOUT
(RLDR is the R/2R ladder characteristic resistance and is equal to equal to IB times the DAC feedback resistance, nominally 11 kΩ).
value “R”). Since RIN at the V REF pin is constant, the reference The AD544L is a high speed implanted FET input op amp with
terminal can be driven by a reference voltage or a reference low factory-trimmed VOS.
current, ac or dc, of positive or negative polarity. (If a current VDD
R2*
source is used, a low temperature coefficient external RFB is
recommended to define scale factor.) 16 18
C1
33pF
EQUIVALENT CIRCUIT ANALYSIS VIN VDD RFB
OUT1 1 VOUT
The equivalent circuits for all digital inputs LOW and all digital 17 VREF
AD7541A
R1*
inputs HIGH are shown in Figures 2 and 3. In Figure 2 with all OUT2 2
AD544L
digital inputs LOW, the reference current is switched to OUT2. PINS 4–15 DGND
3
(SEE TEXT)
The current source ILEAKAGE is composed of surface and junc-
ANALOG
tion leakages to the substrate, while the I/4096 current source DIGITAL COMMON
represents a constant 1-bit current drain through the termina- BIT 1 – BIT 12 GROUND

tion resistor on the R-2R ladder. The ON capacitance of the *REFER TO TABLE 1
output N-channel switch is 200 pF, as shown on the OUT2
terminal. The OFF switch capacitance is 70 pF, as shown on Figure 4. Unipolar Binary Operation
the OUT1 terminal. Analysis of the circuit for all digital inputs
Table I. Recommended Trim Resistor Values vs. Grades
HIGH, as shown in Figure 3 is similar to Figure 2; however, the
ON switches are now on terminal OUT1, hence the 200 pF at Trim
that terminal. Resistor JN/AQ/SD KN/BQ/TD
RFB
R
OUT1
R1 100 Ω 100 Ω
ILEAKAGE 70pF R2 47 Ω 33 Ω
R 15kΩ
VREF OUT2 Table II. Unipolar Binary Code Table for Circuit of Figure 4
IREF I/4096 ILEAKAGE 200pF

Binary Number in DAC

MSB LSB Analog Output, VOUT
Figure 2. DAC Equivalent Circuit All Digital Inputs LOW
 4095 
RFB 1111 1111 1111 –VIN  
R 15kΩ R  4096 
VREF OUT1
IREF I/4096 ILEAKAGE 200pF  2048 
1000 0000 0000 –VIN  4096  = –1/2 VIN
 
OUT2

 1 
ILEAKAGE 70pF

0000 0000 0001 –VIN  

 4096 
Figure 3. DAC Equivalent Circuit All Digital Inputs HIGH 0000 0000 0000 0 Volts

–4– REV. B
 AD7541A
BIPOLAR OPERATION Figure 6 and Table IV show an alternative method of achieving
(4-QUADRANT MULTIPLICATION) bipolar output. The circuit operates with sign plus magnitude
Figure 5 and Table III illustrate the circuitry and code relation- code and has the advantage of giving 12-bit resolution in each
ship for bipolar operation. With a dc reference (positive or nega- quadrant, compared with 11-bit resolution per quadrant for the
tive polarity) the circuit provides offset binary operation. With circuit of Figure 5. The AD7592 is a fully protected CMOS
an ac reference the circuit provides full 4-quadrant multiplication. changeover switch with data latches. R4 and R5 should match
With the DAC loaded to 1000 0000 0000, adjust R1 for each other to 0.01% to maintain the accuracy of the D/A con-
VOUT = 0 V (alternatively, one can omit R1 and R2 and adjust verter. Mismatch between R4 and R5 introduces a gain error.
the ratio of R3 to R4 for VOUT = 0 V). Full-scale trimming can VDD R2*
be accomplished by adjusting the amplitude of VREF or by vary- R4 R5
C1
ing the value of R5. 16 18 33pF 20kΩ 20kΩ
VDD RFB
VOUT
As in unipolar operation, A1 must be chosen for low VOS and 17 VREF
OUT1 1 R3
A2
VIN R1*
AD7541A A1 10kΩ
low IB . R3, R4 and R5 must be selected for matching and track- OUT2 2
10% AD544J
GND AD544L
ing. Mismatch of 2R3 to R4 causes both offset and full-scale PINS 4–15
3 1/2 AD7592JN
error. Mismatch of R5 to R4 or 2R3 causes full-scale error. C1 ANALOG
COMMON
phase compensation (10 pF to 50 pF) may be required for sta- DIGITAL
GROUND
SIGN BIT
bility, depending on amplifier used.
BIT 1 – BIT 12 *FOR VALUES OF R1 AND R2
SEE TABLE 1.

VDD R2*
R4
C1
20kΩ Figure 6. 12-Bit Plus Sign Magnitude Operation
16 18 33pF
VDD RFB R3 R5

17 VREF
OUT1 1 10kΩ 20kΩ Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit
VIN R1* AD7541A A1
of Figure 6
OUT2 2 R6 A2
GND AD544L 5kΩ VOUT
PINS 4–15
AD544J
3
10% Sign Binary Number in DAC
ANALOG
Bit MSB LSB Analog Output, VOUT
COMMON
DIGITAL *FOR VALUES OF R1 AND R2
BIT 1 – BIT 12 GROUND SEE TABLE 1.  4095 
0 1111 1111 1111 +V IN ×  4096 
 
Figure 5. Bipolar Operation (4-Quadrant Multiplication)
0 0000 0000 0000 0 Volts
Table III. Bipolar Code Table for Offset Binary Circuit of 1 0000 0000 0000 0 Volts
Figure 5
 4095 
Binary Number in DAC 1 1111 1111 1111 –VIN ×  
 4096 
MSB LSB Analog Output, VOUT
Note: Sign bit of “0” connects R3 to GND.
 2047 
1111 1111 1111 +VIN  2048 
 

 1 
1000 0000 0001 +VIN  
 2048 
1000 0000 0000 0 Volts
 1 
0111 1111 1111 –VIN  2048 
 

 2048 
0000 0000 0000 –VIN  2048 
 

REV. B –5–
AD7541A
APPLICATIONS HINTS SINGLE SUPPLY OPERATION
Output Offset: CMOS D/A converters exhibit a code-dependent Figure 7 shows the AD7541A connected in a voltage switching
output resistance which in turn can cause a code-dependent mode. OUT1 is connected to the reference voltage and OUT2
error voltage at the output of the amplifier. The maximum am- is connected to GND. The D/A converter output voltage is
plitude of this offset, which adds to the D/A converter nonlin- available at the VREF pin (Pin 17) and has a constant output
earity, is 0.67 VOS where VOS is the amplifier input offset impedance equal to RLDR. The feedback resistor RFB is not used
voltage. To maintain monotonic operation it is recommended in this circuit.
that VOS be no greater than (25 × 10–6) (VREF) over the tempera-
VDD = +15V
ture range of operation. Suitable op amps are AD517L and NOT
USED
AD544L. The AD517L is best suited for fixed reference appli-
18 16
cations with low bandwidth requirements: it has extremely low CA3140B
RFB VDD
offset (50 µV) and in most applications will not require an offset 1 OUT1
V+
VREF VREF 17
trim. The AD544L has a much wider bandwidth and higher +2.5V AD7541A
2 OUT2 VOUT = 0V TO +10V
slew rate and is recommended for multiplying and other appli- GND PINS 4–15
V–
cations requiring fast settling. An offset trim on the AD544L 3 4 15
may be necessary in some circuits. R1 R2
10kΩ 30kΩ
Digital Glitches: One cause of digital glitches is capacitive BIT 1 – BIT 12
SYSTEM
coupling from the digital lines to the OUT1 and OUT2 termi- GROUND
VOUT ±V REF D (1 +R2/R1) WHERE 0 ≤ D ≤ 1
nals. This should be minimized by screening the analog pins of i.e., D IS A FRACTIONAL REPRESENTATION OF THE DIGITAL INPUT
the AD7541A (Pins 1, 2, 17, 18) from the digital pins by a
ground track run between Pins 2 and 3 and between Pins 16 Figure 7. Single Supply Operation Using Voltage Switch-
and 17 of the AD7541A. Note how the analog pins are at one ing Mode
end of the package and separated from the digital pins by VDD
The reference voltage must always be positive. If OUT1 goes
and GND to aid screening at the board level. On-chip capacitive
more than 0.3 V less than GND, an internal diode will be turned
coupling can also give rise to crosstalk from the digital-to-analog
on and a heavy current may flow causing device damage (the
sections of the AD7541A, particularly in circuits with high cur-
AD7541A is, however, protected from the SCR latch-up
rents and fast rise and fall times.
phenomenon prevalent in many CMOS devices). Suitable refer-
Temperature Coefficients: The gain temperature coefficient ences include the AD580 and AD584.
of the AD7541A has a maximum value of 5 ppm/°C and a typi-
The loading on the reference voltage source is code-dependent
cal value of 2 ppm/°C. This corresponds to worst case gain shifts
and the response time of the circuit is often determined by the
of 2 LSBs and 0.8 LSBs, respectively, over a 100°C temperature
behavior of the reference voltage with changing load conditions.
range. When trim resistors R1 and R2 are used to adjust full-
To maintain linearity, the voltage at OUT1 should remain within
scale range, the temperature coefficient of R1 and R2 should
2.5 V of GND, for a V DD of 15 V. If VDD is reduced from 15 V
also be taken into account. The reader is referred to Analog
or the reference voltage at OUT1 increased to more than 2.5 V,
Devices Application Note “Gain Error and Gain Temperature
the differential nonlinearity of the DAC will increase and the
Coefficient of CMOS Multiplying DACs,” Publication Number
linearity of the DAC will be degraded.
E630c-5-3/86.
SUPPLEMENTAL APPLICATION MATERIAL
For further information on CMOS multiplying D/A converters,
the reader is referred to the following texts:
CMOS DAC Application Guide, Publication Number
G872b-8-1/89 available from Analog Devices.
Gain Error and Gain Temperature Coefficient of CMOS
Multiplying DACs Application Note, Publication Number
E630c-5-3/86 available from Analog Devices.
Analog-Digital Conversion Handbook—available from Analog
Devices.

–6– REV. B
 AD7541A
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

20-Terminal Ceramic Leadless Chip Carrier 20-Lead Plastic Leadless Chip Carrier
(E-20A) (P-20A)

0.180 (4.57)
0.200 (5.08) 0.165 (4.19)
0.048 (1.21)
0.075 BSC
0.100 (2.54) 0.042 (1.07) 0.056 (1.42)
(1.91) 0.025 (0.63)
0.064 (1.63) REF 0.100 (2.54) BSC 0.042 (1.07) 0.015 (0.38)
0.015 (0.38) 0.048 (1.21)
0.095 (2.41) 3 19
19 3 MIN 0.042 (1.07) 0.021 (0.53)
4 PIN 1 18
0.075 (1.90) 18 20 4 IDENTIFIER 0.050 0.013 (0.33) 0.330 (8.38)
0.028 (0.71)
0.358 (9.09) 0.358 0.011 (0.28)
1 (1.27)
(9.09) 0.022 (0.56) TOP VIEW BSC 0.032 (0.81) 0.290 (7.37)
0.342 (8.69) BOTTOM (PINS DOWN)
MAX 0.007 (0.18) VIEW 0.026 (0.66)
SQ R TYP 0.050 (1.27) 8 14
SQ 9 13
14 8 BSC
0.075 (1.91) 0.020 0.040 (1.01)
13 9
REF (0.50) 0.356 (9.04)
45° TYP R SQ 0.025 (0.64)
0.350 (8.89)
0.088 (2.24) 0.055 (1.40) 0.150 (3.81) 0.110 (2.79)
0.395 (10.02)
0.054 (1.37) 0.045 (1.14) BSC SQ
0.385 (9.78) 0.085 (2.16)

18-Lead Plastic DIP 18-Lead Cerdip

(N-18) (Q-18)

0.925 (23.49) 0.005 (0.13) MIN 0.098 (2.49) MAX

0.845 (21.47)
18 10
18 10
0.280 (7.11) 0.310 (7.87)
0.240 (6.10) 0.220 (5.59)
1 9 0.325 (8.25) 1 9
0.300 (7.62) 0.195 (4.95) 0.320 (8.13)
PIN 1 0.060 (1.52) 0.115 (2.93) PIN 1
0.060 (1.52) 0.290 (7.37)
0.210 0.015 (0.38) 0.960 (24.38) MAX
(5.33) 0.015 (0.38)
MAX 0.200 (5.08)
0.130
MAX 0.150
0.160 (4.06) (3.30)
MIN 0.200 (5.08) (3.81)
0.115 (2.93) 0.015 (0.381) MIN
0.022 (0.558) 0.100 0.070 (1.77) SEATING 0.125 (3.18) 0.015 (0.38)
0.008 (0.204)
(2.54) PLANE 0.023 (0.58) 0.100 0.070 (1.78) SEATING
0.014 (0.356) 0.045 (1.15) 15° 0.008 (0.20)
BSC 0.014 (0.36) (2.54) 0.030 (0.76) PLANE 0°
BSC

18-Lead SOIC
(R-18)

0.4625 (11.75)
0.4469 (11.35)

18 10
0.4193 (10.65)
0.3937 (10.00)
0.2992 (7.60)
0.2914 (7.40)

1 9

PIN 1 0.1043 (2.65) 0.0291 (0.74)

x 45°
0.0926 (2.35) 0.0098 (0.25)

8° 0.0500 (1.27)
0.0118 (0.30) 0.0500 0.0192 (0.49) 0° 0.0157 (0.40)
0.0040 (0.10) (1.27) 0.0138 (0.35) SEATING 0.0125 (0.32)
BSC PLANE 0.0091 (0.23)

REV. B –7–
–8–
PRINTED IN U.S.A. C718b–1–6/97