2707

TOP252-262
TOPSwitch-HX Family
Enhanced EcoSmart , Integrated Off-Line Switcher with

Advanced Feature Set and Extended Power Range
Product Highlights
Lower System Cost, Higher Design Flexibility
Multi-mode operation maximizes efciency at all loads
New eSIP-7F and eSIP-7C packages
Low thermal impedance junction-to-case (2 C per watt)
Low height is ideal for adapters where space is limited
Simple mounting using a clip to aid low cost manufacturing
Horizontal eSIP-7F package ideal for ultra low height adapter
and monitor applications
Extended package creepage distance from DRAIN pin to
adjacent pin and to heat sink
No heatsink required up to 35 W using P, G and M packages
with universal input voltage and up to 48 W at 230 VAC
Output overvoltage protection (OVP) is user programmable for
latching/non-latching shutdown with fast AC reset
Allows both primary and secondary sensing
Line undervoltage (UV) detection prevents turn-off glitches
Line overvoltage (OV) shutdown extends line surge limit
Accurate programmable current limit
Optimized line feed-forward for line ripple rejection
132 kHz frequency (254Y-258Y and all E/L packages) reduces
transformer and power supply size
Half frequency option for video applications
Frequency jittering reduces EMI lter cost
+
DC
OUT
-
AC
IN
CONTROL
TOPSwitch-HX
S
PI-4510-100206
Figure 1.
Typical Flyback Application.
Heatsink is connected to SOURCE for low EMI

Improved auto-restart delivers <3% of maximum power in
short circuit and open loop fault conditions
Accurate hysteretic thermal shutdown function automatically
recovers without requiring a reset
Fully integrated soft-start for minimum start-up stress
Extended creepage between DRAIN and all other pins
improves eld reliability
Output Power Table

Product5
TOP252PN/GN
TOP252MN
230 VAC 15%4

Open
Adapter1
Peak3
Frame2
21 W
9W
15 W
21 W
TOP253PN/GN
25 W
13 W
25 W
9W
15 W
29 W
47 W
16 W
28 W
TOP254MN
30 W
11 W
20 W
62 W
TOP255PN/GN
40 W
54 W
19 W
30 W
TOP255MN
35 W
13 W
22 W
81 W
TOP256PN/GN
52 W
63 W
21 W
34 W
TOP256MN
40 W
15 W
26 W
98 W
TOP257PN/GN
64 W
70 W
25 W
41 W
TOP257MN
45 W
19 W
30 W
119 W
TOP258PN/GN
78 W
77 W
29 W
Table 1.
10 W
43 W
TOP254PN/GN
48 W
50 W
22 W
140 W
Peak
13 W
6W
38 W
15 W
TOP253MN
TOP258MN
85-265 VAC
Open
Adapter
Frame2
1
35 W
92 W
Product5
TOP252EN
TOP253EN
TOP254EN/YN
TOP255EN/YN
TOP255LN
TOP256EN/YN7
TOP256LN
TOP257EN/YN
TOP257LN
TOP258EN/YN
TOP258LN
TOP259EN/YN
TOP259LN
TOP260EN/YN
TOP260LN
TOP261EN/YN
TOP261LN
TOP262EN6
TOP262LN6
230 VAC 15%

Open
Adapter1
Frame2
10 W
21 W
21 W
43 W
30 W
62 W
40 W
81 W
40 W
81 W
60 W
119 W
60 W
88 W
85 W
157 W
85 W
105 W
105 W
195 W
105 W
122 W
128 W
238 W
128 W
162 W
147 W
275 W
147 W
190 W
177 W
333 W
177 W
244 W
177 W
333 W
177 W
244 W
85-265 VAC
Open
Adapter1
Frame2
6W
13 W
13 W
29 W
20 W
43 W
26 W
57 W
26 W
57 W
40 W
86 W
40 W
64 W
55 W
119 W
55 W
78 W
70 W
148 W
70 W
92 W
80 W
171 W
80 W
120 W
93 W
200 W
93 W
140 W
118 W
254 W
118 W
177 W
118 W
254 W
118 W
177 W
Output Power Table. (for notes see page 2).
www.powerint.com
January 2009
TOP252-262
EcoSmart Energy Efcient

Energy efcient over entire load range
No-load consumption
Less than 200 mW at 230 VAC
Standby power for 1 W input
>600 mW output at 110 VAC input
>500 mW output at 265 VAC input
Y Package Option for TOP259-261

In order to improve noise-immunity on large TOPSwitch-HX
Y package parts, the F pin has been removed (TOP259-261YN
are xed at 66 kHz switching frequency) and replaced with a
SIGNAL GROUND (G) pin. This pin acts as a low noise path for
the C pin capacitor and the X pin resistor. It is only required for
the TOP259-261YN package parts.
Description
TOPSwitch-HX cost effectively incorporates a 700 V power
MOSFET, high voltage switched current source, PWM control,
oscillator, thermal shutdown circuit, fault protection and other
control circuitry onto a monolithic device.
Notes for Table 1:
1. Minimum continuous power in a typical non-ventilated
enclosed adapter measured at +50 C ambient. Use of an
external heat sink will increase power capability.
2. Minimum continuous power in an open frame design at
+50 C ambient.
3. Peak power capability in any design at +50 C ambient.
4. 230 VAC or 110/115 VAC with doubler.
5. Packages: P: DIP-8C, G: SMD-8C, M: SDIP-10C,
Y: TO-220-7C, E: eSIP-7C, L: eSIP-7F.
See part ordering information.
6. TOP261 and TOP262 have the same current limit set point. In
some applications TOP262 may run cooler than TOP261 due
to a lower RDS(ON) for the larger device.
7. TOP256E package parts are available with Green (Halogen
Free) mold compound. See Part Ordering Information on
page 47. Parametrically green material encapsulated E
package parts are identical to non-green parts.
+
DC
OUT
-
AC
IN
CONTROL
TOPSwitch-HX
S
PI-4973-122607
Figure 2.
Typical Flyback Application TOP259YN, TOP260YN and TOP261YN.
2
Rev. F 01/09
www.powerint.com
TOP252-262
Section List
Functional Block Diagram ....................................................................................................................................... 4
Pin Functional Description ...................................................................................................................................... 6
TOPSwitch-HX Family Functional Description ....................................................................................................... 7
CONTROL (C) Pin Operation .................................................................................................................................... 8
Oscillator and Switching Frequency.......................................................................................................................... 8
Pulse Width Modulator ............................................................................................................................................ 9
Maximum Load Cycle .............................................................................................................................................. 9
Error Amplier .......................................................................................................................................................... 9
On-Chip Current Limit with External Programmability ............................................................................................... 9
Line Under-Voltage Detection (UV).......................................................................................................................... 10
Line Overvoltage Shutdown (OV) ............................................................................................................................ 11
Hysteretic or Latching Output Overvoltage Protection (OVP)................................................................................... 11
Line Feed-Forward with DCMAX Reduction .............................................................................................................. 13
Remote ON/OFF and Synchronization.................................................................................................................... 13
Soft-Start ............................................................................................................................................................... 13
Shutdown/Auto-Restart ......................................................................................................................................... 13
Hysteretic Over-Temperature Protection ................................................................................................................. 13
Bandgap Reference ............................................................................................................................................... 13
High-Voltage Bias Current Source .......................................................................................................................... 13
Typical Uses of FREQUENCY (F) Pin ...................................................................................................................... 15
Typical Uses of VOLTAGE MONITOR (V) and EXTERNAL CURRENT LIMIT (X) Pins .......................................... 16
Typical Uses of MULTI-FUNCTION (M) Pin ........................................................................................................... 18
Application Examples .............................................................................................................................................. 21
A High Efciency, 35 W, Dual Output Universal Input Power Supply ..................................................................... 21
A High Efciency, 1500 W, 250-380 VDC Input Power Supply ................................................................................ 22
A High Efciency, 20 W Continuous 80 W Peak, Universal Input Power Supply ................................................... 23
A High Efciency, 65 W, Universal Input Power Supply ........................................................................................... 24
Key Application Considerations .............................................................................................................................. 25
TOPSwitch-HX vs.TOPSwitch-GX ....................................................................................................................... . 25
TOPSwitch-HX Design Considerations .................................................................................................................. 26
TOPSwitch-HX Layout Considerations ................................................................................................................... 27
Quick Design Checklist .......................................................................................................................................... 31
Design Tools .......................................................................................................................................................... 31
Product Specications and Test Conditions .......................................................................................................... 32
Typical Performance Characteristics .................................................................................................................... 39
Package Outlines .................................................................................................................................................... 43
Part Ordering Information ........................................................................................................................................ 47
3
www.powerint.com
Rev. F 01/09
TOP252-262
VC
0
CONTROL (C)
DRAIN (D)
ZC
1
INTERNAL
SUPPLY
-
SHUNT REGULATOR/
ERROR AMPLIFIER
+
5.8 V
4.8 V
SOFT START
5.8 V
INTERNAL UV
COMPARATOR
IFB
KPS(UPPER)
VI (LIMIT)
CURRENT
LIMIT
ADJUST
KPS(LOWER)
16
ON/OFF
SHUTDOWN/
AUTO-RESTART
CURRENT LIMIT
COMPARATOR
VBG + VT
STOP LOGIC
MULTIFUNCTION (M)
OVP
LINE
SENSE
HYSTERETIC
THERMAL
SHUTDOWN
STOP
OV/
UV
CONTROLLED
TURN-ON
GATE DRIVER
SOFT
START
OSCILLATOR
WITH JITTER
DCMAX
DCMAX
SOURCE (S)
DMAX
CLOCK
F REDUCTION
LEADING
EDGE
BLANKING
F REDUCTION
KPS(UPPER)
KPS(LOWER)
SOFT START
IFB
PWM
IPS(UPPER)
IPS(LOWER)
OFF
SOURCE (S)
PI-4508-120307
Figure 3a.
Functional Block Diagram (P and G Packages).

VC
0
CONTROL (C)
DRAIN (D)
ZC
1
INTERNAL
SUPPLY
-
SHUNT REGULATOR/
ERROR AMPLIFIER
+
5.8 V
4.8 V
SOFT START
5.8 V
INTERNAL UV
COMPARATOR
IFB
KPS(UPPER)
VI (LIMIT)
CURRENT
LIMIT
ADJUST
EXTERNAL
CURRENT
LIMIT (X)
SHUTDOWN/
AUTO-RESTART
STOP LOGIC
LINE
SENSE
STOP
OVP OV/
UV
DCMAX
DCMAX
CURRENT LIMIT
COMPARATOR
HYSTERETIC
THERMAL
SHUTDOWN
1V
VBG + VT
VOLTAGE
MONITOR (V)
KPS(LOWER)
16
ON/OFF
SOURCE (S)
CONTROLLED
TURN-ON
GATE DRIVER
SOFT
START
OSCILLATOR
WITH JITTER
DMAX
CLOCK
S
F REDUCTION
LEADING
EDGE
BLANKING
F REDUCTION
KPS(UPPER)
KPS(LOWER)
SOFT START
IFB
PWM
IPS(UPPER)
IPS(LOWER)
OFF
SOURCE (S)
PI-4643-082907
Figure 3b. Functional Block Diagram (M Package).
4
Rev. F 01/09
www.powerint.com
TOP252-262
VC
0
CONTROL (C)
DRAIN (D)
ZC
1
INTERNAL
SUPPLY
-
SHUNT REGULATOR/
ERROR AMPLIFIER
+
5.8 V
4.8 V
SOFT START
5.8 V
INTERNAL UV
COMPARATOR
IFB
KPS(UPPER)
VI (LIMIT)
CURRENT
LIMIT
ADJUST
EXTERNAL
CURRENT
LIMIT (X)
SHUTDOWN/
AUTO-RESTART
STOP LOGIC
STOP
OVP OV/
UV
LINE
SENSE
66k/132k
SOURCE (S)
CONTROLLED
TURN-ON
GATE DRIVER
SOFT
START
OSCILLATOR
WITH JITTER
DCMAX
DCMAX
CURRENT LIMIT
COMPARATOR
HYSTERETIC
THERMAL
SHUTDOWN
1V
VBG + VT
VOLTAGE
MONITOR (V)
KPS(LOWER)
16
ON/OFF
DMAX
CLOCK
S
F REDUCTION
LEADING
EDGE
BLANKING
FREQUENCY
(F)
F REDUCTION
KPS(UPPER)
KPS(LOWER)
SOFT START
IFB
PWM
IPS(UPPER)
IPS(LOWER)
OFF
SOURCE (S)
PI-4511-082907
Figure 3c. Functional Block Diagram (TOP254-258 YN Package and all eSIP Packages).
VC
0
CONTROL (C)
DRAIN (D)
ZC
1
INTERNAL
SUPPLY
-
SHUNT REGULATOR/
ERROR AMPLIFIER
+
5.8 V
4.8 V
SOFT START
5.8 V
INTERNAL UV
COMPARATOR
IFB
KPS(UPPER)
VI (LIMIT)
CURRENT
LIMIT
ADJUST
EXTERNAL
CURRENT
LIMIT (X)
SHUTDOWN/
AUTO-RESTART
STOP LOGIC
LINE
SENSE
STOP
OVP OV/
UV
DCMAX
DCMAX
CURRENT LIMIT
COMPARATOR
HYSTERETIC
THERMAL
SHUTDOWN
1V
VBG + VT
VOLTAGE
MONITOR (V)
KPS(LOWER)
16
ON/OFF
SOURCE (S)
CONTROLLED
TURN-ON
GATE DRIVER
SOFT
START
OSCILLATOR
WITH JITTER
DMAX
CLOCK
S
F REDUCTION
LEADING
EDGE
BLANKING
SOURCE (S)
F REDUCTION
KPS(UPPER)
KPS(LOWER)
SOFT START
IFB
PWM
IPS(UPPER)
IPS(LOWER)
OFF
PI-4974-122607
SIGNAL
GROUND (G)
Figure 3d. Functional Block Diagram TOP259YN, TOP260YN, TOP261YN.
5
www.powerint.com
Rev. F 01/09
TOP252-262
DRAIN (D) Pin:

High-voltage power MOSFET DRAIN pin. The internal start-up
bias current is drawn from this pin through a switched highvoltage current source. Internal current limit sense point for
drain current.
CONTROL (C) Pin:
Error amplier and feedback current input pin for duty cycle
control. Internal shunt regulator connection to provide internal
bias current during normal operation. It is also used as the
connection point for the supply bypass and auto-restart/
compensation capacitor.
VOLTAGE MONITOR (V) Pin (Y & M package only):

Input for OV, UV, line feed forward with DCMAX reduction, output
overvoltage protection (OVP), remote ON/OFF and device reset.
A connection to the SOURCE pin disables all functions on this pin.
MULTI-FUNCTION (M) Pin (P & G packages only):
This pin combines the functions of the VOLTAGE MONITOR (V)
and EXTERNAL CURRENT LIMIT (X) pins of the Y package into
one pin. Input pin for OV, UV, line feed forward with DCMAX
VUV = IUV RLS + VV (IV = IUV)

VOV = IOV RLS + VV (IV = IOV)
4 M7
RLS
EXTERNAL CURRENT LIMIT (X) Pin (Y, M, E and L package):

Input pin for external current limit adjustment and remote
ON/OFF. A connection to SOURCE pin disables all functions
on this pin.
DC
Input
Voltage
VUV = 102.8 VDC

VOV = 451 VDC
DCMAX@100 VDC = 76%
DCMAX@375 VDC = 41%
For RLS = 4 M7
PI-4711-021308
Pin Functional Description
CONTROL
C
S
Y Package (TO-220-7C)
Note: Y package for TOP259-261
Exposed Pad
(Hidden)
Internally
Connected to
SOURCE Pin
Figure 5.
TOP254-258 Y and All M/E/L Package Line Sense and Externally Set
Current Limit.
Tab Internally
Connected to
SOURCE Pin
12345 7
VXCF S D
L Package (eSIP-7F)
DC
Input
Voltage
M Package
V
10 S
See Figure 55b for

other resistor values
(RIL) to select different
ILIMIT values.
Note: Y package for TOP254-258

Figure 6.
TOP259-261 Y Package Line Sense and External Current Limit.
+
VUV = IUV RLS + VM (IM = IUV)
VOV = IOV RLS + VM (IM = IOV)
RLS
4 M7
DC
Input
Voltage
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
DCMAX@100 VDC = 76%
DCMAX@375 VDC = 41%
12345 7
VXCS F D
M
CONTROL
PI-4644-091108
Figure 4.
For RIL = 12 k7
ILIMIT = 61%
RIL
12 k7
VUV = 102.8 VDC

VOV = 451 VDC
CONTROL
Tab Internally
Connected to
SOURCE Pin
P and G Package
For RLS = 4 M7
DCMAX@100 VDC = 76%

DCMAX@375 VDC = 41%
Y Package (TO-220-7C)
X
C
4 M7
Lead Bend
Outward from Drawing
(Refer to eSIP-7F Package
Outline Drawing)
12345 7
VXCF S D

RLS
12345 7
V XCSG D
See Figure 55b for

ILIMIT values.
RIL
12 k7
S
PI-4712-120307
Pin Conguration (Top View).

Figure 7.
P/G Package Line Sense.
6
Rev. F 01/09
www.powerint.com
PI-4983-021308
E Package (eSIP-7C)
For RIL = 12 k7
ILIMIT = 61%
TOP252-262
Auto-Restart
78
For RIL = 12 k7
ILIMIT = 61%
DC
Input
Voltage
D
See Figure 55b for other

resistor values (RIL) to
select different ILIMIT values.
Duty Cycle (%)
For RIL = 19 k7
ILIMIT = 37%
Slope = PWM Gain

(constant over load range)
CONTROL
RIL
CONTROL
Current
P/G Package Externally Set Current Limit.
reduction, output overvoltage protection (OVP), external current

limit adjustment, remote ON/OFF and device reset. A
connection to SOURCE pin disables all functions on this pin
and makes TOPSwitch-HX operate in simple three terminal
mode (like TOPSwitch-II).
FREQUENCY (F) Pin (TOP254-258Y, and all E and L packages):
Input pin for selecting switching frequency 132 kHz if connected
to SOURCE pin and 66 kHz if connected to CONTROL pin.
The switching frequency is internally set for xed 66 kHz
operation in the P, G, M package and TOP259YN, TOP260YN
and TOP261YN.
SIGNAL GROUND (G) Pin (TOP259YN, TOP260YN &
TOP261YN only):
Return for C pin capacitor and X pin resistor.
100
55
25
CONTROL
Current
Full Frequency Mode
132
Frequency (kHz)
Figure 8.
Drain Peak Current

To Current Limit Ratio (%)
PI-4713-021308
Low
Frequency
Mode
Variable
Frequency
Mode
66
Multi-Cycle
Modulation
Jitter
30
SOURCE (S) Pin:

Output MOSFET source connection for high voltage power
return. Primary side control circuit common and reference point.
ICD1 IB
IC01
IC02
IC03 ICOFF CONTROL

Current
PI-4645-041107
TOPSwitch-HX Family Functional Description

Like TOPSwitch-GX, TOPSwitch-HX is an integrated switched
mode power supply chip that converts a current at the control
input to a duty cycle at the open drain output of a high voltage
power MOSFET. During normal operation the duty cycle of the
power MOSFET decreases linearly with increasing CONTROL
pin current as shown in Figure 9.
In addition to the three terminal TOPSwitch features, such as
the high voltage start-up, the cycle-by-cycle current limiting,
loop compensation circuitry, auto-restart and thermal
shutdown, the TOPSwitch-HX incorporates many additional
functions that reduce system cost, increase power supply
performance and design exibility. A patented high voltage
CMOS technology allows both the high-voltage power MOSFET
and all the low voltage control circuitry to be cost effectively
integrated onto a single monolithic chip.
Three terminals, FREQUENCY, VOLTAGE-MONITOR, and
EXTERNAL CURRENT LIMIT (available in Y and E/L packages),
Figure 9.
Control Pin Characteristics (Multi-Mode Operation).
two terminals, VOLTAGE-MONITOR and EXTERNAL CURRENT

LIMIT (available in M package) or one terminal MULTI-FUNCTION
(available in P and G package) have been used to implement
some of the new functions. These terminals can be connected
to the SOURCE pin to operate the TOPSwitch-HX in a
TOPSwitch-like three terminal mode. However, even in this three
terminal mode, the TOPSwitch-HX offers many transparent
features that do not require any external components:
1. A fully integrated 17 ms soft-start signicantly reduces or
eliminates output overshoot in most applications by sweeping
both current limit and frequency from low to high to limit the
peak currents and voltages during start-up.
2. A maximum duty cycle (DCMAX) of 78% allows smaller input
storage capacitor, lower input voltage requirement and/or
higher power capability.
3. Multi-mode operation optimizes and improves the power
supply efciency over the entire load range while maintaining
good cross regulation in multi-output supplies.
7
www.powerint.com
Rev. F 01/09
TOP252-262
4. Switching frequency of 132 kHz reduces the transformer size
with no noticeable impact on EMI.
5. Frequency jittering reduces EMI in the full frequency mode at
high load condition.
6. Hysteretic over-temperature shutdown ensures automatic
recovery from thermal fault. Large hysteresis prevents circuit
board overheating.
7. Packages with omitted pins and lead forming provide large
drain creepage distance.
8. Reduction of the auto-restart duty cycle and frequency to
improve the protection of the power supply and load during
open loop fault, short circuit, or loss of regulation.
9. Tighter tolerances on I2f power coefcient, current limit
reduction, PWM gain and thermal shutdown threshold.
The VOLTAGE-MONITOR (V) pin is usually used for line sensing
by connecting a 4 M resistor from this pin to the rectied DC
high voltage bus to implement line overvoltage (OV), undervoltage (UV) and dual-slope line feed-forward with DCMAX
reduction. In this mode, the value of the resistor determines the
OV/UV thresholds and the DCMAX is reduced linearly with a dual
slope to improve line ripple rejection. In addition, it also
provides another threshold to implement the latched and
hysteretic output overvoltage protection (OVP). The pin can
also be used as a remote ON/OFF using the IUV threshold.
The EXTERNAL CURRENT LIMIT (X) pin can be used to reduce
the current limit externally to a value close to the operating peak
current, by connecting the pin to SOURCE through a resistor.
This pin can also be used as a remote ON/OFF input.
For the P and G package the VOLTAGE-MONITOR and
EXTERNAL CURRENT LIMIT pin functions are combined on
one MULTI-FUNCTION (M) pin. However, some of the functions
become mutually exclusive.
The FREQUENCY (F) pin in the TOP254-258 Y and E/L packages
set the switching frequency in the full frequency PWM mode to
the default value of 132 kHz when connected to SOURCE pin. A
half frequency option of 66 kHz can be chosen by connecting
this pin to the CONTROL pin instead. Leaving this pin open is
not recommended. In the P, G and M packages and the
TOP259-261 Y packages, the frequency is set internally at
66 kHz in the full frequency PWM mode.
CONTROL (C) Pin Operation
The CONTROL pin is a low impedance node that is capable of
receiving a combined supply and feedback current. During
normal operation, a shunt regulator is used to separate the
feedback signal from the supply current. CONTROL pin voltage
VC is the supply voltage for the control circuitry including the
MOSFET gate driver. An external bypass capacitor closely
connected between the CONTROL and SOURCE pins is
required to supply the instantaneous gate drive current. The
total amount of capacitance connected to this pin also sets the
auto-restart timing as well as control loop compensation.
When rectied DC high voltage is applied to the DRAIN pin
during start-up, the MOSFET is initially off, and the CONTROL
pin capacitor is charged through a switched high voltage
current source connected internally between the DRAIN and

CONTROL pins. When the CONTROL pin voltage VC reaches
approximately 5.8 V, the control circuitry is activated and the
soft-start begins. The soft-start circuit gradually increases the
drain peak current and switching frequency from a low starting
value to the maximum drain peak current at the full frequency
over approximately 17 ms. If no external feedback/supply
current is fed into the CONTROL pin by the end of the soft-start,
the high voltage current source is turned off and the CONTROL
pin will start discharging in response to the supply current
drawn by the control circuitry. If the power supply is designed
properly, and no fault condition such as open loop or shorted
output exists, the feedback loop will close, providing external
CONTROL pin current, before the CONTROL pin voltage has
had a chance to discharge to the lower threshold voltage of
approximately 4.8 V (internal supply undervoltage lockout
threshold). When the externally fed current charges the
CONTROL pin to the shunt regulator voltage of 5.8 V, current in
excess of the consumption of the chip is shunted to SOURCE
through an NMOS current mirror as shown in Figure 3. The
output current of that NMOS current mirror controls the duty
cycle of the power MOSFET to provide closed loop regulation.
The shunt regulator has a nite low output impedance ZC that
sets the gain of the error amplier when used in a primary
feedback conguration. The dynamic impedance ZC of the
CONTROL pin together with the external CONTROL pin
capacitance sets the dominant pole for the control loop.
When a fault condition such as an open loop or shorted output
prevents the ow of an external current into the CONTROL pin,
the capacitor on the CONTROL pin discharges towards 4.8 V.
At 4.8 V, auto-restart is activated, which turns the output
MOSFET off and puts the control circuitry in a low current
standby mode. The high-voltage current source turns on and
charges the external capacitance again. A hysteretic internal
supply undervoltage comparator keeps VC within a window of
typically 4.8 V to 5.8 V by turning the high-voltage current
source on and off as shown in Figure 11. The auto-restart
circuit has a divide-by-sixteen counter, which prevents the
output MOSFET from turning on again until sixteen discharge/
charge cycles have elapsed. This is accomplished by enabling
the output MOSFET only when the divide-by-sixteen counter
reaches the full count (S15). The counter effectively limits
TOPSwitch-HX power dissipation by reducing the auto-restart
duty cycle to typically 2%. Auto-restart mode continues until
output voltage regulation is again achieved through closure of
the feedback loop.
Oscillator and Switching Frequency
The internal oscillator linearly charges and discharges an
internal capacitance between two voltage levels to create a
triangular waveform for the timing of the pulse width modulator.
This oscillator sets the pulse width modulator/current limit latch
at the beginning of each cycle.
The nominal full switching frequency of 132 kHz was chosen to
minimize transformer size while keeping the fundamental EMI
frequency below 150 kHz. The FREQUENCY pin (available only
in TOP254-258 Y and E, L packages), when shorted to the
CONTROL pin, lowers the full switching frequency to 66 kHz
8
Rev. F 01/09
www.powerint.com
PI-4530-041107
TOP252-262
fOSC +
Switching
Frequency
fOSC -
4 ms
VDRAIN
Time
Figure 10. Switching Frequency Jitter (Idealized VDRAIN Waveforms).
(half frequency), which may be preferable in some cases such

as noise sensitive video applications or a high efciency
standby mode. Otherwise, the FREQUENCY pin should be
connected to the SOURCE pin for the default 132 kHz. In the
M, P and G packages and the TOP259-261 Y package option,
the full frequency PWM mode is set at 66 kHz, for higher
efciency and increased output power in all applications.
To further reduce the EMI level, the switching frequency in the
full frequency PWM mode is jittered (frequency modulated) by
approximately 2.5 kHz for 66 kHz operation or 5 kHz for
132 kHz operation at a 250 Hz (typical) rate as shown in
Figure 10. The jitter is turned off gradually as the system is
entering the variable frequency mode with a xed peak drain
current.
Pulse Width Modulator
The pulse width modulator implements multi-mode control by
driving the output MOSFET with a duty cycle inversely
proportional to the current into the CONTROL pin that is in
excess of the internal supply current of the chip (see Figure 9).
The feedback error signal, in the form of the excess current, is
ltered by an RC network with a typical corner frequency of
7 kHz to reduce the effect of switching noise in the chip supply
current generated by the MOSFET gate driver.
To optimize power supply efciency, four different control
modes are implemented. At maximum load, the modulator
operates in full frequency PWM mode; as load decreases, the
modulator automatically transitions, rst to variable frequency
PWM mode, then to low frequency PWM mode. At light load,
the control operation switches from PWM control to multi-cyclemodulation control, and the modulator operates in multi-cyclemodulation mode. Although different modes operate differently
to make transitions between modes smooth, the simple
relationship between duty cycle and excess CONTROL pin
current shown in Figure 9 is maintained through all three PWM
modes. Please see the following sections for the details of the
operation of each mode and the transitions between modes.
Full Frequency PWM mode: The PWM modulator enters full
frequency PWM mode when the CONTROL pin current (IC)
reaches IB. In this mode, the average switching frequency is
kept constant at fOSC (66 kHz for P, G and M packages and
TOP259-261 Y, pin selectable 132 kHz or 66 kHz for Y and E/L
packages). Duty cycle is reduced from DCMAX through the

reduction of the on-time when IC is increased beyond IB. This
operation is identical to the PWM control of all other TOPSwitch
families. TOPSwitch-HX only operates in this mode if the cycleby-cycle peak drain current stays above kPS(UPPER)*ILIMIT(set),
where kPS(UPPER) is 55% (typical) and ILIMIT(set) is the current limit
externally set via the X or M pin.
Variable Frequency PWM mode: When peak drain current is
lowered to kPS(UPPER)* ILIMIT(set) as a result of power supply load
reduction, the PWM modulator initiates the transition to variable
frequency PWM mode, and gradually turns off frequency jitter.
In this mode, peak drain current is held constant at kPS(UPPER)*
ILIMIT(set) while switching frequency drops from the initial full
frequency of fOSC (132 kHz or 66 kHz) towards the minimum
frequency of fMCM(MIN) (30 kHz typical). Duty cycle reduction is
accomplished by extending the off-time.
Low Frequency PWM mode: When switching frequency
reaches fMCM(MIN) (30 kHz typical), the PWM modulator starts to
transition to low frequency mode. In this mode, switching
frequency is held constant at fMCM(MIN) and duty cycle is reduced,
similar to the full frequency PWM mode, through the reduction
of the on-time. Peak drain current decreases from the initial
value of kPS(UPPER)* ILIMIT(set) towards the minimum value of
kPS(LOWER)*ILIMIT(set), where kPS(LOWER) is 25% (typical) and ILIMIT(set) is
the current limit externally set via the X or M pin.
Multi-Cycle-Modulation mode: When peak drain current is
lowered to kPS(LOWER)*ILIMIT(set), the modulator transitions to multicycle-modulation mode. In this mode, at each turn-on, the
modulator enables output switching for a period of TMCM(MIN) at
the switching frequency of fMCM(MIN) (4 or 5 consecutive pulses at
30 kHz) with the peak drain current of kPS(LOWER)*ILIMIT(set), and
stays off until the CONTROL pin current falls below IC(OFF). This
mode of operation not only keeps peak drain current low but
also minimizes harmonic frequencies between 6 kHz and
30 kHz. By avoiding transformer resonant frequency this way,
all potential transformer audible noises are greatly supressed.
Maximum Duty Cycle
The maximum duty cycle, DCMAX, is set at a default maximum
value of 78% (typical). However, by connecting the VOLTAGEMONITOR or MULTI-FUNCTION pin (depending on the
package) to the rectied DC high voltage bus through a resistor
with appropriate value (4 M typical), the maximum duty cycle
can be made to decrease from 78% to 40% (typical) when input
line voltage increases from 88 V to 380 V, with dual gain slopes.
Error Amplier
The shunt regulator can also perform the function of an error
amplier in primary side feedback applications. The shunt
regulator voltage is accurately derived from a temperaturecompensated bandgap reference. The CONTROL pin dynamic
impedance ZC sets the gain of the error amplier. The
CONTROL pin clamps external circuit signals to the VC voltage
level. The CONTROL pin current in excess of the supply
current is separated by the shunt regulator and becomes the
feedback current Ifb for the pulse width modulator.
9
www.powerint.com
Rev. F 01/09
TOP252-262
~
~
~
~
VUV
~
~
~
~
~
~
VLINE
0V
S15 S14
S13
S12
S0
S14
S15
S13
S12
S0
S15
S15
5.8 V
4.8 V
~
~
~
~
0V
S0
~
~
S13 S12
~
~
S14
~
~
S15
VC
~
~
VDRAIN
0V
VOUT
~
~
~
~
~
~
0V
Note: S0 through S15 are the output states of the auto-restart counter
4
PI-4531-121206
Figure 11. Typical Waveforms for (1) Power Up (2) Normal Operation (3) Auto-Restart (4) Power Down.
On-Chip Current Limit with External Programmability

The cycle-by-cycle peak drain current limit circuit uses the
output MOSFET ON-resistance as a sense resistor. A current
limit comparator compares the output MOSFET on-state drain
to source voltage VDS(ON) with a threshold voltage. High drain
current causes VDS(ON) to exceed the threshold voltage and turns
the output MOSFET off until the start of the next clock cycle.
The current limit comparator threshold voltage is temperature
compensated to minimize the variation of the current limit due
to temperature related changes in RDS(ON) of the output MOSFET.
The default current limit of TOPSwitch-HX is preset internally.
However, with a resistor connected between EXTERNAL
CURRENT LIMIT (X) pin (Y, E/L and M packages) or MULTIFUNCTION (M) pin (P and G package) and SOURCE pin (for
TOP259-261 Y, the X pin is connected to the SIGNAL GROUND
(G) pin), current limit can be programmed externally to a lower
level between 30% and 100% of the default current limit. By
setting current limit low, a larger TOPSwitch-HX than necessary
for the power required can be used to take advantage of the
lower RDS(ON) for higher efciency/smaller heat sinking
requirements. TOPSwitch-HX current limit reduction initial
tolerance through the X pin (or M pin) has been improved
signicantly compare with previous TOPSwitch-GX. With a
second resistor connected between the EXTERNAL CURRENT
LIMIT (X) pin (Y, E/L and M packages) or MULTI-FUNCTION (M)
pin (P and G package) and the rectied DC high voltage bus,
the current limit is reduced with increasing line voltage, allowing
a true power limiting operation against line variation to be
implemented. When using an RCD clamp, this power limiting
technique reduces maximum clamp voltage at high line. This
allows for higher reected voltage designs as well as reducing
clamp dissipation.
The leading edge blanking circuit inhibits the current limit
comparator for a short time after the output MOSFET is turned
on. The leading edge blanking time has been set so that, if a
power supply is designed properly, current spikes caused by
primary-side capacitances and secondary-side rectier reverse
recovery time should not cause premature termination of the
switching pulse.
The current limit is lower for a short period after the leading
edge blanking time. This is due to dynamic characteristics of
the MOSFET. During startup and fault conditions the controller
prevents excessive drain currents by reducing the switching
frequency.
Line Undervoltage Detection (UV)
At power up, UV keeps TOPSwitch-HX off until the input line
voltage reaches the undervoltage threshold. At power down,
UV prevents auto-restart attempts after the output goes out of
regulation. This eliminates power down glitches caused by slow
discharge of the large input storage capacitor present in
applications such as standby supplies. A single resistor
connected from the VOLTAGE-MONITOR pin (Y, E/L and M
packages) or MULTI-FUNCTION pin (P and G packages) to the
rectied DC high voltage bus sets UV threshold during power
up. Once the power supply is successfully turned on, the UV
threshold is lowered to 44% of the initial UV threshold to allow
extended input voltage operating range (UV low threshold). If
the UV low threshold is reached during operation without the
power supply losing regulation, the device will turn off and stay
off until UV (high threshold) has been reached again. If the
power supply loses regulation before reaching the UV low
threshold, the device will enter auto-restart. At the end of each
auto-restart cycle (S15), the UV comparator is enabled. If the
UV high threshold is not exceeded, the MOSFET will be
disabled during the next cycle (see Figure 11). The UV feature
can be disabled independent of the OV feature.
10
Rev. F 01/09
www.powerint.com
TOP252-262
Line Overvoltage Shutdown (OV)
The same resistor used for UV also sets an overvoltage
threshold, which, once exceeded, will force TOPSwitch-HX to
stop switching instantaneously (after completion of the current
switching cycle). If this condition lasts for at least 100 s, the
TOPSwitch-HX output will be forced into off state. Unlike with
TOPSwitch-GX, however, when the line voltage is back to
normal with a small amount of hysteresis provided on the OV
threshold to prevent noise triggering, the state machine sets to
S13 and forces TOPSwitch-HX to go through the entire autorestart sequence before attempting to switch again. The ratio
of OV and UV thresholds is preset at 4.5, as can be seen in
Figure 12. When the MOSFET is off, the rectied DC high
voltage surge capability is increased to the voltage rating of the
MOSFET (700 V), due to the absence of the reected voltage
and leakage spikes on the drain. The OV feature can be
disabled independent of the UV feature.
In order to reduce the no-load input power of TOPSwitch-HX
designs, the V-pin (or M-pin for P Package) operates at very low
currents. This requires careful layout considerations when
designing the PCB to avoid noise coupling. Traces and
components connected to the V-pin should not be adjacent to
any traces carrying switching currents. These include the drain,
clamp network, bias winding return or power traces from other

converters. If the line sensing features are used, then the sense
resistors must be placed within 10 mm of the V-pin to minimize
the V-pin node area. The DC bus should then be routed to the
line sense resistors. Note that external capacitance must not
be connected to the V-pin as this may cause misoperaton of the
V pin related functions.
Hysteretic or Latching Output Overvoltage Protection (OVP)
The detection of the hysteretic or latching output overvoltage
protection (OVP) is through the trigger of the line overvoltage
threshold. The V-pin or M-pin voltage will drop by 0.5 V, and
the controller measures the external attached impedance
immediately after this voltage drops. If IV or IM exceeds IOV(LS)
(336 A typical) longer than 100 s, TOPSwitch-HX will latch
into a permanent off state for the latching OVP. It only can be
reset if V V or VM goes below 1 V or VC goes below the powerup-reset threshold (VC(RESET)) and then back to normal.
If IV or IM does not exceed IOV(LS) or exceeds no longer than
100 s, TOPSwitch-HX will initiate the line overvoltage and the
hysteretic OVP. Their behavior will be identical to the line
overvoltage shutdown (OV) that has been described in detail in
the previous section.
Voltage Monitor and External Current Limit Pin Table*

Figure Number
16
Three Terminal Operation
Line Undervoltage
Line Overvoltage
Line Feed-Forward (DCMAX)
17
18
19
20
Output Overvoltage Protection
21
22
23
24
25
26
27
Overload Power Limiting
External Current Limit
Remote ON/OFF
28
Device Reset
*This table is only a partial list of many VOLTAGE MONITOR and EXTERNAL CURRENT LIMIT Pin Congurations that are possible.
Table 2.
VOLTAGE MONITOR (V) Pin and EXTERNAL CURRENT LIMIT (X) Pin Conguration Options.
Multi-Function Pin Table*

Figure Number
29
Three Terminal Operation
Line Undervoltage
Line Overvoltage
Line Feed-Forward (DCMAX)
30
31
32
33
Output Overvoltage Protection
34
35
36
Remote ON/OFF
Device Reset
38
39
40
Overload Power Limiting

37
*This table is only a partial list of many MULTI-FUNCTIONAL Pin Congurations that are possible.
Table 3.
MULTI-FUNCTION (M) Pin Conguration Options.
11
www.powerint.com
Rev. F 01/09
TOP252-262
M Pin
X Pin
V Pin
IUV
IREM(N)
IOV
IOV(LS)
(Enabled)
Output
MOSFET
Switching
(Non-Latching)
(Latching)
(Disabled)
Disabled when supply
output goes out of
regulation
ILIMIT (Default)
Current
Limit
DCMAX (78%)
Maximum
Duty Cycle
I
VBG
Pin Voltage
-250
-200
-150
-100
-50
25
50
75
100
125
336
X and V Pins (Y, E, L and M Packages) and M Pin (P and G Packages) Current (A)
Note: This figure provides idealized functional characteristics with typical performance values. Please refer to the parametric
table and typical performance characteristics sections of the data sheet for measured data. For a detailed description of
each functional pin operation refer to the Functional Description section of the data sheet.
PI-4646-071708
Figure 12. MULTI-FUNCTION (P and G package). VOLTAGE MONITOR and EXTERNAL CURRENT LIMIT (Y, E/L and M package) Pin Characteristics.
The circuit examples shown in Figures 41, 42 and 43 show a

simple method for implementing the primary sensed overvoltage protection.
During a fault condition resulting from loss of feedback, output
voltage will rapidly rise above the nominal voltage. The increase
in output voltage will also result in an increase in the voltage at
the output of the bias winding. A voltage at the output of the
bias winding that exceeds of the sum of the voltage rating of the
Zener diode connected from the bias winding output to the
V-pin (or M-pin) and V-pin (or M-pin) voltage, will cause a
current in excess of IV or IM to be injected into the V-pin
(or M-pin), which will trigger the OVP feature.
The primary sensed OVP protection circuit shown in Figures 41,

42 and 43 is triggered by a signicant rise in output voltage (and
therefore bias winding voltage). If the power supply is operating
under heavy load or low input line conditions when an open
loop occurs, the output voltage may not rise signicantly.
Under these conditions, a latching shutdown will not occur until
load or line conditions change. Nevertheless, the operation
provides the desired protection by preventing signicant rise in
the output voltage when the line or load conditions do change.
Primary side OVP protection with the TOPSwitch-HX in a typical
application will prevent a nominal 12 V output from rising above
approximately 20 V under open loop conditions. If greater
accuracy is required, a secondary sensed OVP circuit is
recommended.
12
Rev. F 01/09
www.powerint.com
TOP252-262
Line Feed-Forward with DCMAX Reduction
The same resistor used for UV and OV also implements line voltage
feed-forward, which minimizes output line ripple and reduces
power supply output sensitivity to line transients. Note that for the
same CONTROL pin current, higher line voltage results in smaller
operating duty cycle. As an added feature, the maximum duty
cycle DCMAX is also reduced from 78% (typical) at a voltage slightly
lower than the UV threshold to 36% (typical) at the OV threshold.
DCMAX of 36% at high line was chosen to ensure that the power
capability of the TOPSwitch-HX is not restricted by this feature
under normal operation. TOPSwitch-HX provides a better t to the
ideal feed-forward by using two reduction slopes: -1% per A for all
bus voltage less than 195 V (typical for 4 M line impedance) and
-0.25% per A for all bus voltage more than 195 V. This dual
slope line feed-forward improves the line ripple rejection
signicantly compared with the TOPSwitch-GX.
Remote ON/OFF
TOPSwitch-HX can be turned on or off by controlling the
current into the VOLTAGE-MONITOR pin or out from the
EXTERNAL CURRENT LIMIT pin (Y, E/L and M packages) and
into or out from the MULTI-FUNCTION pin (P and G package,
see Figure 12). In addition, the VOLTAGE-MONITOR pin has a
1 V threshold comparator connected at its input. This voltage
threshold can also be used to perform remote ON/OFF control.
When a signal is received at the VOLTAGE-MONITOR pin or the
EXTERNAL CURRENT LIMIT pin (Y, E/L and M packages) or the
MULTI-FUNCTION pin (P and G package) to disable the output
through any of the pin functions such as OV, UV and remote
ON/OFF, TOPSwitch-HX always completes its current switching
cycle before the output is forced off.
As seen above, the remote ON/OFF feature can also be used as
a standby or power switch to turn off the TOPSwitch-HX and
keep it in a very low power consumption state for indenitely
long periods. If the TOPSwitch-HX is held in remote off state for
long enough time to allow the CONTROL pin to discharge to the
internal supply undervoltage threshold of 4.8 V (approximately
32 ms for a 47 F CONTROL pin capacitance), the CONTROL
pin goes into the hysteretic mode of regulation. In this mode,
the CONTROL pin goes through alternate charge and discharge
cycles between 4.8 V and 5.8 V (see CONTROL pin operation
section above) and runs entirely off the high voltage DC input,
but with very low power consumption (160 mW typical at
230 VAC with M or X pins open). When the TOPSwitch-HX is
remotely turned on after entering this mode, it will initiate a
normal start-up sequence with soft-start the next time the
CONTROL pin reaches 5.8 V. In the worst case, the delay from
remote on to start-up can be equal to the full discharge/charge
cycle time of the CONTROL pin, which is approximately 125 ms
for a 47 F CONTROL pin capacitor. This reduced
consumption remote off mode can eliminate expensive and
unreliable in-line mechanical switches. It also allows for
microprocessor controlled turn-on and turn-off sequences that
may be required in certain applications such as inkjet and laser
printers.
Soft-Start
The 17 ms soft-start sweeps the peak drain current and
switching frequency linearly from minimum to maximum value
by operating through the low frequency PWM mode and the
variable frequency mode before entering the full frequency
mode. In addition to start-up, soft-start is also activated at
each restart attempt during auto-restart and when restarting
after being in hysteretic regulation of CONTROL pin voltage (VC),
due to remote OFF or thermal shutdown conditions. This
effectively minimizes current and voltage stresses on the output
MOSFET, the clamp circuit and the output rectier during startup. This feature also helps minimize output overshoot and
prevents saturation of the transformer during start-up.
Shutdown/Auto-Restart
To minimize TOPSwitch-HX power dissipation under fault
conditions, the shutdown/auto-restart circuit turns the power
supply on and off at an auto-restart duty cycle of typically 2% if
an out of regulation condition persists. Loss of regulation
interrupts the external current into the CONTROL pin. VC
regulation changes from shunt mode to the hysteretic autorestart mode as described in CONTROL pin operation section.
When the fault condition is removed, the power supply output
becomes regulated, VC regulation returns to shunt mode, and
normal operation of the power supply resumes.
Hysteretic Over-Temperature Protection
Temperature protection is provided by a precision analog circuit
that turns the output MOSFET off when the junction
temperature exceeds the thermal shutdown temperature
(142 C typical). When the junction temperature cools to below
the lower hysteretic temperature point, normal operation
resumes, thus providing automatic recovery. A large hysteresis
of 75 C (typical) is provided to prevent overheating of the PC
board due to a continuous fault condition. VC is regulated in
hysteretic mode, and a 4.8 V to 5.8 V (typical) triangular waveform
is present on the CONTROL pin while in thermal shutdown.
Bandgap Reference
All critical TOPSwitch-HX internal voltages are derived from a
temperature-compensated bandgap reference. This voltage
reference is used to generate all other internal current
references, which are trimmed to accurately set the switching
frequency, MOSFET gate drive current, current limit, and the
line OV/UV/OVP thresholds. TOPSwitch-HX has improved
circuitry to maintain all of the above critical parameters within
very tight absolute and temperature tolerances.
High-Voltage Bias Current Source
This high-voltage current source biases TOPSwitch-HX from the
DRAIN pin and charges the CONTROL pin external capacitance
during start-up or hysteretic operation. Hysteretic operation
occurs during auto-restart, remote OFF and over-temperature
shutdown. In this mode of operation, the current source is
switched on and off, with an effective duty cycle of approximately 35%. This duty cycle is determined by the ratio of
CONTROL pin charge (IC) and discharge currents (ICD1 and ICD2).
This current source is turned off during normal operation when
the output MOSFET is switching. The effect of the current
source switching will be seen on the DRAIN voltage waveform
as small disturbances and is normal.
13
www.powerint.com
Rev. F 01/09
TOP252-262
Y, E/L and M Package

CONTROL (C)
TOPSwitch-HX
200 MA
(Negative Current Sense - ON/OFF,

Current Limit Adjustment)
VBG + VT
EXTERNAL CURRENT LIMIT (X)
(Voltage Sense)
VOLTAGE MONITOR (V)

VREF
1V
(Positive Current Sense - Undervoltage,
Overvoltage, ON/OFF, Maximum Duty
Cycle Reduction, Output Overvoltage Protection)
400 MA
PI-4714-071408
Figure 13a. VOLTAGE MONITOR (V) and EXTERNAL CURRENT LIMIT (X) Pin Input Simplied Schematic.
P and G Package
CONTROL (C)
TOPSwitch-HX
200 MA
(Negative Current Sense - ON/OFF,

Current Limit Adjustment)
VBG + VT
MULTI-FUNCTION (M)
VREF
(Positive Current Sense - Undervoltage,
Overvoltage, Maximum Duty Cycle Reduction,
Output Overvoltage Protection)
400 MA
PI-4715-071408
Figure 13b. MULTI-FUNCTION (M) Pin Input Simplied Schematic.
14
Rev. F 01/09
www.powerint.com
TOP252-262
Typical Uses of FREQUENCY (F) Pin
DC
Input
Voltage
DC
Input
Voltage
D
CONTROL
C
S
D
CONTROL
C
S
PI-2655-071700
PI-2654-071700
Figure 14. Full Frequency Operation (132 kHz).
Figure 15. Half Frequency Operation (66 kHz).
15
www.powerint.com
Rev. F 01/09
TOP252-262
Typical Uses of VOLTAGE MONITOR (V) and EXTERNAL CURRENT LIMIT (X) Pins
TOP252-258M
TOP254-258Y
+
D
DC
Input
Voltage
VXCS F
TOP259-261Y
DC
Input
Voltage
S C
VXCSG
CONTROL
S D
CONTROL
CS
Figure 16a. Three Terminal Operation (VOLTAGE MONITOR and EXTERNAL

CURRENT LIMIT Features Disabled. FREQUENCY Pin Tied to
SOURCE or CONTROL Pin) for TOP254-258 Y Packages.
PI-4984-020708
Figure 16b. Three Terminal Operation (VOLTAGE MONITOR and EXTERNAL

CURRENT LIMIT Features Disabled for TOP259-261 Y Packages.
+
eSIP L Package
VXC FS
RLS
S D
C
S D
4 M7
DC
Input
Voltage

eSIP E Package
VXC FS
CONTROL
C
S
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
DCMAX@100 VDC = 76%
DCMAX@375 VDC = 41%
CONTROL
S
PI-4717-120307
PI-4956-071708
Figure 16c. Three Terminal Operation (VOLTAGE MONITOR and EXTERNAL

CURRENT LIMIT Features Disabled. FREQUENCY Pin Tied to
SOURCE or CONTROL Pin) for TOP252-262 L and E Packages.

RLS
4 M7
DC
Input
Voltage
D
10 k7
Reset
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
Sense Output Voltage
DCMAX @ 100 VDC = 76%
DCMAX @ 375 VDC = 41%
Figure 17. Line-Sensing for Undervoltage, Overvoltage and Line Feed-Forward.

RLS
DC
Input
Voltage
4 M7
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
ROVP
VROVP
DCMAX @ 100 VDC = 76%

DCMAX @ 375 VDC = 41%
D
CONTROL
V
CONTROL
QR
PI-4716-020508
DC
Input
Voltage
PI-4756-121007
Figure 18. Line-Sensing for Undervoltage, Overvoltage, Line Feed-Forward and

Latched Output Overvoltage Protection.
ROVP >3k7
S
PI-4719-120307

Hysteretic Output Overvoltage Protection.
16
Rev. F 01/09
www.powerint.com
TOP252-262
Typical Uses of VOLTAGE MONITOR (V) and EXTERNAL CURRENT LIMIT (X) Pins (cont.)
VUV = RLS IUV + VV (IV = IUV)

4 M7
For Values Shown

VUV = 103.8 VDC
RLS
DC
Input
Voltage
RLS
DC
Input
Voltage
40 k7
D
55 k7
1N4148
CONTROL
CONTROL
6.2 V

4 M7
For Values Shown
VOV = 457.2 VDC
PI-4720-120307
Figure 20. Line Sensing for Undervoltage Only (Overvoltage Disabled).
For RIL = 12 k7
ILIMIT = 61%
PI-4721-120307
Figure 21. Line-Sensing for Overvoltage Only (Undervoltage Disabled). Maximum

Duty Cycle Reduced at Low Line and Further Reduction with
Increasing Line Voltage.
ILIMIT = 100% @ 100 VDC

ILIMIT = 53% @ 300 VDC
RLS
2.5 M7
TOP259-261YN would
use the G pin as the
return for RIL.
For RIL = 19 k7
ILIMIT = 37%
DC
Input
Voltage
See Figure 55b for other

resistor values (RIL).
D
CONTROL
DC
Input
Voltage
D
CONTROL
C
S
TOP259-261YN would
return for RIL.
X
RIL
RIL
6 k7
PI-4723-011008
PI-4722-021308
Figure 22. External Set Current Limit.
Figure 23. Current Limit Reduction with Line Voltage.
DC
Input
Voltage
QR can be an optocoupler
output or can be replaced by
a manual switch.
TOP259-261YN would
return for QR.
CONTROL
output or can be replaced
by a manual switch.
For RIL = 12 k7
DC
Input
Voltage
ILIMIT = 61%
D
For RIL = 19 k7
CONTROL
C
S
X
QR
C
S
PI-2625-011008
Figure 24. Active-on (Fail Safe) Remote ON/OFF.
TOP259-261YN would
return for QR.
RIL
ON/OFF
47 K7
ILIMIT = 37%
QR
ON/OFF
16 k7
PI-4724-011008
Figure 25. Active-on Remote ON/OFF with Externally Set Current Limit.
17
www.powerint.com
Rev. F 01/09
TOP252-262

VOV = IOV RLS + VV (IV = IoV)
DC
Input
Voltage
CONTROL
QR
VUV = 102.8 VDC

VOV = 451 VDC
DCMAX @ 100 VDC = 76%
DCMAX @ 375 VDC = 41%
CONTROL
TOP259-261YN would
return for RIL.
ON/OFF
For RLS = 4 M7
For RIL = 12 k7
ILIMIT = 61%
RIL
4 M7
RLS
by a manual switch.
TOP259-261YN would
return for QR.
VUV = IUV x RLS + VV (IV = IUV)

VOV = IOV x RLS + VV (IV = IoV)
4 M7 DCMAX@100 VDC = 76%

DCMAX@375 VDC = 41%
RLS
DC
Input
Voltage
See Figure 55b for

ILIMIT values.
RIL
12 k7
16 k7
For RIL = 12 k7
ILIMIT = 61%
PI-4725-011008
Figure 26. Active-on Remote ON/OFF with Line-Sense and External

Current Limit.
Figure 27. Line Sensing and Externally Set Current Limit.

RLS
4 M7
DC
Input
Voltage
D
DCMAX @ 100 VDC = 76%

DCMAX @ 375 VDC = 41%
10 k7
Reset
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
CONTROL
QR
S
PI-4756-121007

Latched Output Overvoltage Protection with Device Reset.
Typical Uses of MULTI-FUNCTION (M) Pin
+
C

RLS
S
DC
Input
Voltage
D
DC
Input
Voltage
S
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
DCMAX @ 100 VDC = 76%
DCMAX @ 375 VDC = 41%
M
CONTROL
CONTROL
4 M7
PI-4727-061207
Figure 29. Three Terminal Operation (MULTI-FUNCTION Features Disabled).
S
PI-4728-120307
Figure 30. Line Sensing for Undervoltage, Overvoltage and Line Feed-Forward.
18
Rev. F 01/09
www.powerint.com
PI-4726-021308
Typical Uses of VOLTAGE MONITOR (V) and EXTERNAL CURRENT LIMIT (X) Pins (cont.)
TOP252-262
Typical Uses of MULTI-FUNCTION (M) Pin (cont.)

RLS
4 M7
DC
Input
Voltage
D
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
DCMAX @ 100 VDC = 76%
DCMAX @ 375 VDC = 41%

RLS
DC
Input
Voltage
4 M7
ROVP
VROVP
DCMAX @ 100 VDC = 76%

DCMAX @ 375 VDC = 41%
CONTROL
CONTROL
For RLS = 4 M7
VUV = 102.8 VDC
VOV = 451 VDC
ROVP >3k7
PI-4729-120307
Figure 31. Line Sensing for Undervoltage, Overvoltage, Line Feed-Forward and
Latched Output Overvoltage Protection.
VUV = RLS IUV + VM (IM = IUV)

4 M7
PI-4730-120307
Figure 32. Line Sensing for Undervoltage, Overvoltage, Line Feed-Forward and
Hysteretic Output Overvoltage Protection.

4 M7
For Values Shown

VUV = 103.8 VDC
RLS
RLS
DC
Input
Voltage
DC
Input
Voltage
40 k7
D
55 k7
1N4148
D
M
CONTROL
CONTROL
6.2 V
S
For Values Shown

VOV = 457.2 VDC
PI-4732-120307
PI-4731-120307
Figure 33. Line Sensing for Undervoltage Only (Overvoltage Disabled).
Figure 34. Line Sensing for Overvoltage Only (Undervoltage Disabled). Maximum
Duty Cycle Reduced at Low Line and Further Reduction with
Increasing Line Voltage.
ILIMIT = 100% @ 100 VDC

ILIMIT = 53% @ 300 VDC
For RIL = 12 k7
ILIMIT = 61%
RLS
2.5 M7
For RIL = 19 k7
ILIMIT = 37%
DC
Input
Voltage
D
See Figures 55b for other

resistor values (RIL) to
select different ILIMIT values.
DC
Input
Voltage
D
CONTROL
RIL
RIL
PI-4733-021308
Figure 35. Externally Set Current Limit (Not Normally Required See M Pin
Operation Description).
M
CONTROL
6 k7
C
S
PI-4734-092107
Figure 36. Current Limit Reduction with Line Voltage (Not Normally Required
See M Pin Operation Description).
19
www.powerint.com
Rev. F 01/09
TOP252-262
Typical Uses of MULTI-FUNCTION (M) Pin (cont.)
+
by a manual switch.
by a manual switch.
For RIL = 12 k7
DC
Input
Voltage
ILIMIT = 61%
DC
Input
Voltage
M
For RIL = 19 k7
RIL
CONTROL
QR
CONTROL
ON/OFF
ON/OFF
47 k7
16 k7
ILIMIT = 37%
QR
S
PI-2519-040501
Figure 38. Active-on Remote ON/OFF with Externally Set Current Limit
(see M Pin Operation Description).
Figure 37. Active-on (Fail Safe) Remote ON/OFF.
PI-4735-092107
by a manual switch.

RLS
DC
Input
Voltage
ON/OFF
7 k7
RMC
D
RIL
QR
DC
Input
Voltage
24 k7
RMC = 2RIL
10 k7
Reset
CONTROL
12 k7
PI-4736-060607
Figure 39. Active-off Remote ON/OFF with Externally Set Current Limit
(see M Pin Operation Description).
DCMAX @ 100 VDC = 76%

DCMAX @ 375 VDC = 41%
CONTROL
QR
For RLS = 4 M7
4 M7 VUV = 102.8 VDC
VOV = 451 VDC
S
PI-4757-120307

Latched Output Overvoltage Protection with Device Reset.
20
Rev. F 01/09
www.powerint.com
TOP252-262
Application Examples
winding. Zener VR2 will break down and current will ow into
the M pin of the TOPSwitch initiating a hysteretic overvoltage
protection with automatic restart attempts. Resistor R5 will limit
the current into the M pin to < 336 A, thus setting hysteretic
OVP. If latching OVP is desired, the value of R5 can be reduced
to 20 .
A High Efciency, 35 W, Dual Output - Universal Input

Power Supply
The circuit in Figure 41 takes advantage of several of the
TOPSwitch-HX features to reduce system cost and power
supply size and to improve efciency. This design delivers
35 W total continuous output power from a 90 VAC to 265 VAC
input at an ambient of 50 C in an open frame conguration. A
nominal efciency of 84% at full load is achieved using
TOP258P. With a DIP-8 package, this design provides 35 W
continuous output power using only the copper area on the
circuit board underneath the part as a heat sink. The different
operating modes of the TOPSwitch-HX provide signicant
improvement in the no-load, standby, and light load
performance of the power supply as compared to the previous
generations of the TOPSwitch.
The output voltage is controlled using the amplier TL431.

Diode D9, capacitor C20 and resistor R16 form the soft nish
circuit. At startup, capacitor C20 is discharged. As the output
voltage starts rising, current ows through the optocoupler diode
inside U2A, resistor R13 and diode D9 to charge capacitor C20.
This provides feedback to the circuit on the primary side. The
current in the optocoupler diode U2A gradually decreases as the
capacitor C20 becomes charged and the control amplier IC U3
becomes operational. This ensures that the output voltage
increases gradually and settles to the nal value without any
overshoot. Resistor R16 ensures that the capacitor C20 is
maintained charged at all times after startup, which effectively
isolates C20 from the feedback circuit after startup. Capacitor
C20 discharges through R16 when the supply shuts down.
Resistors R3 and R4 provide line sensing, setting line UV at

100 VDC and line OV at 450 VDC.
Diode D5, together with resistors R6, R7, capacitor C6 and TVS
VR1, forms a clamp network that limits the drain voltage of the
TOPSwitch after the integrated MOSFET turns off. TVS VR1
provides a dened maximum clamp voltage and typically only
conducts during fault conditions such as overload. This allows
the RCD clamp (R6, R7, C6 and D5) to be sized for normal
operation, thereby maximizing efciency at light load. Should
the feedback circuit fail, the output of the power supply may
exceed regulation limits. This increased voltage at output will
also result in an increased voltage at the output of the bias
C7
2.2 nF
250 VAC
C6
3.9 nF
1 kV
D1
1N4937
R11
33 7
VR1
P6KE200A
R7
20 7
1/2 W
11
C16
470 pF
100 V
L1
6.8 mH
C14
C15
680 MF L2
220 MF
25 V 3.3 MH 25 V
L3
3.3 MH
R2
1 M7
R10
D6
FR106 4.7 7
5
C17
2200 MF
10 V
C11
2.2 nF
250 VAC
VR2
1N5250B
R5
20 V
5.1 k7
C3
220 nF
275 VAC
RT1
10 7
R19
10 7
R14
22 7
C19
1.0 MF
50 V
VR3
BZX55B8V2
8.2 V
2%
R15
1 k7
E
N
RTN
+5 V,
2.2 A
RTN
C10
10 MF
50 V
R13
330 7
C4
100 MF
400 V
+12 V,
2A
C18
220 MF
10 V
D8
SB530
R4
2.0 M7
R1
1 M7
F1
3.15 A
D5
FR106
R3
2.0 M7
D4
1N4007
C13
680 MF
25 V
R12
33 7
6
D3
1N4937
C12
470 pF
100 V
D7
SB560
T1
2 EER28 7
R6
22 k7
2W
D2
1N4007
Resistors R20, R21 and R18 form a voltage divider network.

The output of this divider network is primarily dependent on the
divider circuit formed using R20 and R21 and will vary to some
extent for changes in voltage at the 15 V output due to the
connection of resistor R18 to the output of the divider network.
Resistor R19 and Zener VR3 improve cross regulation in case
only the 5 V output is loaded, which results in the 15 V output
operating at the higher end of the specication.
U2B
PS25011-H-A
TOPSwitch-HX
U1
CONTROL TOP258PN
C
M
90 - 265
VAC
C8
100 nF
50 V
R8
6.8 7
C9
47 MF
16 V
U2A
PS25011-H-A
R16
10 k7
D9
1N4148
R17
10 k7
R18
196 k7
1%
R20
12.4 k7
1%
C21
220 nF
50 V
C20
10 MF
50 V
U3
TL431
2%
R21
10 k7
1%
PI-4747-020508
Figure 41. 35 W Dual Output Power Supply using TOP258PN.
21
www.powerint.com
Rev. F 01/09
TOP252-262
dissipated by VR1 and VR3, the leakage energy instead being
dissipated by R1 and R2. However, VR1 and VR3 are essential
to limit the peak drain voltage during start-up and/or overload
conditions to below the 700 V rating of the TOPSwitch-HX
MOSFET. The schematic shows an additional turn-off snubber
circuit consisting of R20, R21, R22, D5 and C18. This reduces
turn-off losses in the TOPSwitch-HX.
A High Efciency, 150 W, 250 380 VDC Input

Power Supply
The circuit shown in Figure 42 delivers 150 W (19 V @ 7.7 A) at
84% efciency using a TOP258Y from a 250 VDC to 380 VDC
input. A DC input is shown, as typically at this power level a
power factor correction stage would precede this supply,
providing the DC input. Capacitor C1 provides local decoupling,
necessary when the supply is remote from the main PFC output
capacitor.
The secondary is rectied and smoothed by D2, D3 and C5,

C6, C7 and C8. Two windings are used and rectied with
separate diodes D2 and D3 to limit diode dissipation. Four
capacitors are used to ensure their maximum ripple current
specication is not exceeded. Inductor L1 and capacitors C15
and C16 provide switching noise ltering.
The yback topology is still usable at this power level due to the
high output voltage, keeping the secondary peak currents low
enough so that the output diode and capacitors are reasonably
sized. In this example, the TOP258YN is at the upper limit of its
power capability.
Output voltage is controlled using a TL431 reference IC and

R15, R16 and R17 to form a potential divider to sense the
output voltage. Resistor R12 and R24 together limit the
optocoupler LED current and set overall control loop DC gain.
Control loop compensation is achieved using components C12,
C13, C20 and R13. Diode D6, resistor R23 and capacitor C19
form a soft nish network. This feeds current into the control
pin prior to output regulation, preventing output voltage
overshoot and ensuring startup under low line, full load
conditions.
Resistors R3, R6 and R7 provide output power limiting,

maintaining relatively constant overload power with input voltage.
Line sensing is implemented by connecting a 4 M resistor from
the V pin to the DC rail. Resistors R4 and R5 together form the
4 M line sense resistor. If the DC input rail rises above
450 VDC, then TOPSwitch-HX will stop switching until the
voltage returns to normal, preventing device damage.
Due to the high primary current, a low leakage inductance
transformer is essential. Therefore, a sandwich winding with a
copper foil secondary was used. Even with this technique, the
leakage inductance energy is beyond the power capability of a
simple Zener clamp. Therefore, R1, R2 and C3 are added in
parallel to VR1 and VR3, two series TVS diodes being used to
reduce dissipation. During normal operation, very little power is
2.2 nF
250 VAC
C4
R2
R1
68 k7 68 k7
2W 2W
250 - 380
VDC
F1
4A
Sufcient heat sinking is required to keep the TOPSwitch-HX

device below 110 C when operating under full load, low line
and maximum ambient temperature. Airow may also be
required if a large heat sink area is not acceptable.
RT1 O
57t
R6
4.7 M7
R4
2.0 M7
R7
4.7 M7
R5
2.0 -7
C3
4.7 nF
1 kV
11
12
T1
EI35
D5
1N4937
C18
120 pF
1 kV
R18
22 7
0.5 W
R8
4.7 7
C17
47 pF
1 kV
R12
240 7
0.125 W
C9
10 MF
50 V
R23
15 k7
0.125 W
C11
100 nF
50 V
C20
1.0 MF
50 V
R24
30 7
0.125 W
R16
31.6 k7
1%
U2
PC817A
R11
C12
1 k7
4.7 nF
0.125 W 50 V
U2
PC817B
RTN
D3
MBR20100CT
TOPSwitch-HX
U1
TOP258YN
CONTROL
R3
8.06 k7
1%
VR2
1N5258B
36 V
R19
4.7 7
R22
1.5 k7
2W
+19 V,
7.7 A
9,10
7
D4
1N4148
5
C15-C16
820 MF
25 V
L1
3.3 MH
C5-C8
820 MF
25 V
D2
MBR20100CT
D1
BYV26C
R20
1.5 k7
2W
R21
1.5 k7
2W
C14
47 pF
1 kV
13,14
VR1, VR3
P6KE100A
C1
22 MF
400 V
R14
22 7
0.5 W
R10
6.8 7
C10
47 MF
10 V
C19
10 MF
50 V
R13
56 k7
0.125 W
D6
1N4148
U3
TL431
2%
R17
562 7
1%
C13
100 nF
50 V
R15
4.75 k7
1%
PI-4795-092007
Figure 42. 150 W, 19 V Power Supply using TOP258YN.
22
Rev. F 01/09
www.powerint.com
TOP252-262
TOPSwitch-HX and R20, C9, R22 and VR5. Should the bias
winding output voltage across C13 rise due to output overload
or an open loop fault (opto coupler failure), then VR5 conducts
triggering the latching shutdown. To prevent false triggering
due to short duration overload, a delay is provided by R20, R22
and C9.
A High Efciency, 20 W continuous 80 W Peak, Universal

Input Power Supply
The circuit shown in Figure 43 takes advantage of several of
TOPSwitch-HX features to reduce system cost and power
supply size and to improve power supply efciency while
delivering signicant peak power for a short duration. This
design delivers continuous 20 W and peak 80 W at 32 V from
an 90 VAC to 264 VAC input. A nominal efciency of 82% at full
load is achieved using TOP258MN. The M-package part has an
optimized current limit to enable design of power supplies
capable of delivering high power for a short duration.
To reset the supply following a latching shutdown, the V pin

must fall below the reset threshold. To prevent the long reset
delay associated with the input capacitor discharging, a fast AC
reset circuit is used. The AC input is rectied and ltered by
D13 and C30. While the AC supply is present, Q3 is on and Q1
is off, allowing normal device operation. However when AC is
removed, Q1 pulls down the V pin and resets the latch. The supply
will then return to normal operation when AC is again applied.
Resistor R12 sets the current limit of the part. Resistors R11
and R14 provide line feed forward information that reduces the
current limit with increasing DC bus voltage, thereby maintaining
a constant overload power level with increasing line voltage.
Resistors R1 and R2 implement the line undervoltage and overvoltage function and also provide feed forward compensation for
reducing line frequency ripple at the output. The overvoltage
feature inhibits TOPSwitch-HX switching during a line surge
extending the high voltage withstand to 700 V without device
damage.
Transistor Q2 provides an additional lower UV threshold to the

level programmed via R1, R2 and the V pin. At low input AC
voltage, Q2 turns off, allowing the X pin to oat and thereby
disabling switching.
A simple feedback circuit automatically regulates the output
voltage. Zener VR3 sets the output voltage together with the
voltage drop across series resistor R8, which sets the DC gain
of the circuit. Resistors R10 and C28 provide a phase boost to
improve loop bandwidth.
The snubber circuit comprising of VR7, R17, R25, C5 and D2

limits the maximum drain voltage and dissipates energy stored in
the leakage inductance of transformer T1. This clamp
conguration maximizes energy efciency by preventing C5 from
discharging below the value of VR7 during the lower frequency
operating modes of TOPSwitch-HX. Resistor R25 damps high
frequency ringing for reduced EMI.
Diodes D6 and D7 are low-loss Schottky rectiers, and

capacitor C20 is the output lter capacitor. Inductor L3 is a
common mode choke to limit radiated EMI when long output
cables are used and the output return is connected to safety
earth ground. Example applications where this occurs include
PC peripherals, such as inkjet printers.
A combined output overvoltage and over power protection

circuit is provided via the latching shutdown feature of
R19 C26
68 7 100 pF
0.5 W 1 kV
C8
1 nF
250 VAC
C20
330 MF
50 V
10
C31
22 MF
50 V
L2
L3
32 V
625 mA, 2.5 APK
3.3 MH
D8
1N4007
D9
1N4007
t
D11
1N4007
D10
1N4007
C3
120 MF
400 V
R1
2 M7
RT1
10 7
VR7
BZY97C150
150 V
R25
100 7
R17
1 k7
0.5 W
C5
10 nF
1 kV
R2
2 M7
D13
1N4007
R23
R24
1 M7
1 M7
C1
220 nF
275 VAC
R14
3.6 M7
R4
2 M7
R21
1 M7
0.125 W
R22
2 M7
R15
1 k7
C30
100 nF
400 V
R26
68 k7
R12
7.5 k7
1%
R8
1.5 k7
C9
1 MF
100 V
R20
130 k7
U2A
PC817D
VR3
1N5255B
28 V
PI-4833-092007
TOPSwitch-HX
U4
TOP258MN
C6
100 nF
50 V
Q2
2N3904
Q3
2N3904
R10
56 7
R9
2 k7
C
Q1
2N3904
D5
LL4148
C28
330 nF
50 V
CONTROL
90 - 264
VAC
Figure 43.
VR5
1N5250B
20 V
C29
220 nF
50 V
C10
1 nF
250 VAC
D2
FR107
R3
2 M7
F1
3.15 A
C13
10 MF
50 V
NC
T1
EF25
L1
5.3 mH
RTN
47 MH
5
3
R11
3.6 M7
D6-D7
STPS3150
R18
39 k7
R6
6.8 7
C7
47 MF
16 V
20 W Continuous, 80 W Peak, Universal Input Power Supply using TOP258MN.
23
www.powerint.com
Rev. F 01/09
TOP252-262
A High Efciency, 65 W, Universal Input Power Supply
The circuit shown in Figure 44 delivers 65 W (19 V @ 3.42 A) at
88% efciency using a TOP260EN operating over an input
voltage range of 90 VAC to 265 VAC.
The secondary output from the transformer is rectied by diode

D2 and ltered by capacitors C13 and C14. Ferrite Bead L3 and
capacitors C15 form a second stage lter and effectively reduce
the switching noise to the output.
Capacitors C1 and C6 and inductors L1 and L2 provide

common mode and differential mode EMI ltering. Capacitor C2
is the bulk lter capacitor that ensures low ripple DC input to the
yback converter stage. Capacitor C4 provides decoupling for
switching currents reducing differential mode EMI.
Output voltage is controlled using a LM431 reference IC.

Resistor R19 and R20 form a potential divider to sense the
output voltage. Resistor R16 limits the optocoupler LED current
and sets the overall control loop DC gain. Control loop
compensation is achieved using C18 and R21. The components
connected to the control pin on the primary side C8, C9 and
R15 set the low frequency pole and zero to further shape the
control loop response. Capacitor C17 provides a soft nish
during startup. Optocoupler U2 is used for isolation of the
feedback signal.
In this example, the TOP260EN is used at reduced current limit

to improve efciency.
Resistors R5, R6 and R7 provide power limiting, maintaining
relatively constant overload power with input voltage. Line
sensing is implemented by connecting a 4 M impedance from
the V pin to the DC rail. Resistors R3 and R4 together form the
4 M line sense resistor. If the DC input rail rises above
450 VDC, then TOPSwitch-HX will stop switching until the
voltage returns to normal, preventing device damage.
Diode D4 and capacitor C10 form the bias winding rectier and
lter. Should the feedback loop break due to a defective
component, a rising bias winding voltage will cause the zener
VR2 to break down and trigger the over voltage protection
which will inhibit switching.
This circuit features a high efciency clamp network consisting

of diode D1, zener VR1, capacitor C5 together with resistors R8
and R9. The snubber clamp is used to dissipate the energy of
the leakage reactance of the transformer. At light load levels,
very little power is dissipated by VR1 improving efciency as
compared to a conventional RCD clamp network.
An optional secondary side over voltage protection feature

which offers higher precision (as compared to sensing via the
bias winding) is implemented using VR3, R18 and U3. Excess
voltage at the output will cause current to ow through the
optocoupler U3 LED which in turn will inject current in the V-pin
through resistor R13, thereby triggering the over voltage
protection feature.
C6
2.2 nF
250 VAC
C5
VR1
2.2 nF BZY97C180
1 kV
180 V
3KBP08M
BR1
C13
C14
470 MF 470 MF
25 V
25 V
T1
4 RM10 FL1
5
R8
100 7
C12
1 nF R16
100 V 33 7
R9
1 k7
R4
2.0 M7
C2
120 MF
400 V
R1
R2
2.2 M7 2.2 M7
F1
4A
R6
6.8 M7
D5
BAV19WS
C4
100 nF
400 V
D3
BAV19WS
C1
330 nF
275 VAC
TOPSwitch-HX
U1
V TOP260EN
CONTROL
C
E
N
90 - 265
VAC
C3
470 pF
250 VAC
R7
15 k7
1%
L2
Ferrite Bead
C8
100 nF
50 V
VR3
BZX79-C22
22 V
C11
100 nF
50 V
D1
DL4937
R11
2 M7
D4 BAV19WS
L1
12 mH
19 V, 3.42 A
RTN
C10
VR2
R10
22 MF
1N5248B
50 V 73.2 k7 18 V
R5
5.1 M7
C15
47 MF
25 V
D2
MBR20100CT
FL2
6
R3
2.0 M7
L3
Ferrite
Bead
R12
5.1 k7
R16
680 7
C7
100 nF
25 V
U3A
PC357A
U2B
LTY817C
R13
5.1 7
U2A
LTY817C
R14
100 7
R15
6.8 7
C9
47 MF
16 V
R18
47 7
U3B
PC357A
D6
1N4148
C16
1 MF
50 V
C18
100 nF
R19
68.1 k7
R21
1 k7
C17
33 MF
35 V
U4
LM431
2%
R20
10 k7
PI-4998-021408
Figure 44.
65 W, 19 V Power Supply Using TOP260EN.
24
Rev. F 01/09
www.powerint.com
TOP252-262
Key Application Considerations
TOPSwitch-HX vs. TOPSwitch-GX
Table 4 compares the features and performance differences
between TOPSwitch-HX and TOPSwitch-GX. Many of the new
features eliminate the need for additional discrete components.

Other features increase the robustness of design, allowing cost
savings in the transformer and other power components.
TOPSwitch-HX vs. TOPSwitch-GX

Function
TOPSwitch-GX
TOPSwitch-HX
TOPSwitch-HX Advantages
EcoSmart
Linear frequency reduction to Multi-mode operation with

30 kHz (@ 132 kHz) for
linear frequency reduction to
duty cycles < 10%
30 kHz (@ 132 kHz) and
multi-cycle modulation
(virtually no audible noise)
Improved efciency over load (e.g. at 25% load
Output Overvoltage
Protection (OVP)
Not available
User programmable primary

or secondary hysteretic or
latching OVP
Protects power supply output during open loop fault
Line Feed-Forward with Duty

Cycle Reduction
Linear reduction
Dual slope reduction with

lower, more accurate onset
point
Improved line ripple rejection
Switching Frequency DIP-8

Package
132 kHz
66 kHz
Increased output power for given MOSFET size due
Lowest MOSFET On
Resistance in DIP-8 Package
3.0 (TOP246P)
I2f Trimming
Not available
point)
Improved standby efciency
Improved no-load consumption
Maximum design exibility
Smaller DC bus capacitor
to higher efciency
1.8 (TOP258P)
Increased output power in designs without external
heatsink
-10% / +20%
Increased output power for given core size

Reduced over-load power
Auto-restart Duty Cycle
5.6%
2%
Reduced delivered average output power during
open loop faults

Frequency Jitter
4 kHz @ 132 kHz

2 kHz @ 66 kHz
5 kHz @ 132 kHz

2.5 kHz @ 66 kHz
Reduced EMI lter cost
Thermal Shutdown
130 C to 150 C
135 C to 150 C
Increased design margin
30%-100% of ILIMIT
30%-100% of ILIMIT, additional Reduced tolerances when current limit is set

trim at 0.7 ILIMIT
externally
Line UV Detection Threshold
50 A (2 M sense
impedance)
25 A (4 M sense
impedance)
Soft-Start
10 ms duty cycle and current 17 ms sweep through multilimit ramp

mode characteristic
Reduced dissipation for lower no-load consumption
Reduced peak current and voltage component
stress at startup
Smooth output voltage rise
Table 4.
Comparison Between TOPSwitch-GX and TOPSwitch-HX.
25
www.powerint.com
Rev. F 01/09
TOP252-262
TOPSwitch-HX Design Considerations
Power Table
The data sheet power table (Table 1) represents the maximum
practical continuous output power based on the following
conditions:
1. 12 V output.
2. Schottky or high efciency output diode.
3. 135 V reected voltage (VOR) and efciency estimates.
4. A 100 VDC minimum for 85-265 VAC and 250 VDC minimum for 230 VAC.
5. Sufcient heat sinking to keep device temperature 100 C.
6. Power levels shown in the power table for the M/P package
device assume 6.45 cm2 of 610 g/m2 copper heat sink area
in an enclosed adapter, or 19.4 cm2 in an open frame.
The provided peak power depends on the current limit for the
respective device.
TOPSwitch-HX Selection
Selecting the optimum TOPSwitch-HX depends upon required
maximum output power, efciency, heat sinking constraints,
system requirements and cost goals. With the option to
externally reduce current limit, an Y, E/L or M package
TOPSwitch-HX may be used for lower power applications
where higher efciency is needed or minimal heat sinking is
available.
Input Capacitor
The input capacitor must be chosen to provide the minimum
DC voltage required for the TOPSwitch-HX converter to
maintain regulation at the lowest specied input voltage and
maximum output power. Since TOPSwitch-HX has a high
DCMAX limit and an optimized dual slope line feed forward for
ripple rejection, it is possible to use a smaller input capacitor.
For TOPSwitch-HX, a capacitance of 2 F per watt is possible
for universal input with an appropriately designed transformer.
Primary Clamp and Output Reected Voltage VOR
A primary clamp is necessary to limit the peak TOPSwitch-HX
drain to source voltage. A Zener clamp requires few parts and
takes up little board space. For good efciency, the clamp
Zener should be selected to be at least 1.5 times the output
reected voltage VOR, as this keeps the leakage spike
conduction time short. When using a Zener clamp in a
universal input application, a VOR of less than 135 V is
recommended to allow for the absolute tolerances and
temperature variations of the Zener. This will ensure efcient
operation of the clamp circuit and will also keep the maximum
drain voltage below the rated breakdown voltage of the
TOPSwitch-HX MOSFET. A high VOR is required to take full
advantage of the wider DCMAX of TOPSwitch-HX. An RCD
clamp provides tighter clamp voltage tolerance than a Zener
clamp and allows a VOR as high as 150 V. RCD clamp
dissipation can be minimized by reducing the external current
limit as a function of input line voltage (see Figures 23 and 36).
The RCD clamp is more cost effective than the Zener clamp but
requires more careful design (see Quick Design Checklist).
Output Diode
The output diode is selected for peak inverse voltage, output
current, and thermal conditions in the application (including
heat sinking, air circulation, etc.). The higher DCMAX of

TOPSwitch-HX, along with an appropriate transformer turns
ratio, can allow the use of a 80 V Schottky diode for higher
efciency on output voltages as high as 15 V (see Figure 41).
Bias Winding Capacitor
Due to the low frequency operation at no-load, a 10 F bias
winding capacitor is recommended.
Soft-Start
Generally, a power supply experiences maximum stress at
start-up before the feedback loop achieves regulation. For a
period of 17 ms, the on-chip soft-start linearly increases the
drain peak current and switching frequency from their low
starting values to their respective maximum values. This
causes the output voltage to rise in an orderly manner, allowing
time for the feedback loop to take control of the duty cycle.
This reduces the stress on the TOPSwitch-HX MOSFET, clamp
circuit and output diode(s), and helps prevent transformer
saturation during start-up. Also, soft-start limits the amount of
output voltage overshoot and, in many applications, eliminates
the need for a soft-nish capacitor.
EMI
The frequency jitter feature modulates the switching frequency
over a narrow band as a means to reduce conducted EMI peaks
associated with the harmonics of the fundamental switching
frequency. This is particularly benecial for average detection
mode. As can be seen in Figure 45, the benets of jitter increase
with the order of the switching harmonic due to an increase in
frequency deviation. Devices in the P, G or M package and
TOP259-261YN operate at a nominal switching frequency of
66 kHz. The FREQUENCY pin of devices in the TOP254-258 Y
and E packages offer a switching frequency option of 132 kHz or
66 kHz. In applications that require heavy snubber on the drain
node for reducing high frequency radiated noise (for example,
video noise sensitive applications such as VCRs, DVDs, monitors,
TVs, etc.), operating at 66 kHz will reduce snubber loss, resulting
in better efciency. Also, in applications where transformer size is
not a concern, use of the 66 kHz option will provide lower EMI
and higher efciency. Note that the second harmonic of 66 kHz
is still below 150 kHz, above which the conducted EMI
specications get much tighter. For 10 W or below, it is possible
to use a simple inductor in place of a more costly AC input
common mode choke to meet worldwide conducted EMI limits.
Transformer Design
It is recommended that the transformer be designed for
maximum operating ux density of 3000 Gauss and a peak ux
density of 4200 Gauss at maximum current limit. The turns
ratio should be chosen for a reected voltage (VOR) no greater
than 135 V when using a Zener clamp or 150 V (max) when
using an RCD clamp with current limit reduction with line
voltage (overload protection). For designs where operating
current is signicantly lower than the default current limit, it is
recommended to use an externally set current limit close to the
operating peak current to reduce peak ux density and peak
power (see Figures 22 and 35). In most applications, the tighter
current limit tolerance, higher switching frequency and soft-start
features of TOPSwitch-HX contribute to a smaller transformer
when compared to TOPSwitch-GX.
26
Rev. F 01/09
www.powerint.com
TOP252-262
PI-2576-010600
80
70
Amplitude (dBMV)
60
50
40
30
20
-10
0
EN55022B (QP)
EN55022B (AV)
-10
-20
0.15
10
30
Frequency (MHz)
Figure 45a. Fixed Frequency Operation Without Jitter.
70
PI-2577-010600
80
TOPSwitch-HX (with jitter)
Amplitude (dBMV)
60
50
40
30
20
-10
0
EN55022B (QP)
EN55022B (AV)
-10
-20
0.15
10
30
Frequency (MHz)
Figure 45b. TOPSwitch-HX Full Range EMI Scan (132 kHz With Jitter) With
Identical Circuitry and Conditions.
Standby Consumption
Frequency reduction can signicantly reduce power loss at light
or no load, especially when a Zener clamp is used. For very
low secondary power consumption, use a TL431 regulator for
feedback control. A typical TOPSwitch-HX circuit automatically
enters MCM mode at no load and the low frequency mode at
light load, which results in extremely low losses under no-load
or standby conditions.
High Power Designs
The TOPSwitch-HX family contains parts that can deliver up to
333 W. High power designs need special considerations.
Guidance for high power designs can be found in the Design
Guide for TOPSwitch-HX (AN-43).
TOPSwitch-HX Layout Considerations
Primary Side Connections

Use a single point (Kelvin) connection at the negative terminal of
the input lter capacitor for the TOPSwitch-HX SOURCE pin
and bias winding return. This improves surge capabilities by
returning surge currents from the bias winding directly to the
input lter capacitor. The CONTROL pin bypass capacitor
should be located as close as possible to the SOURCE and
CONTROL pins, and its SOURCE connection trace should not
be shared by the main MOSFET switching currents. All
SOURCE pin referenced components connected to the MULTIFUNCTION (M-pin), VOLTAGE MONITOR (V-pin) or EXTERNAL
CURRENT LIMIT (X-pin) pins should also be located closely
between their respective pin and SOURCE. Once again, the
SOURCE connection trace of these components should not be
shared by the main MOSFET switching currents. It is very
critical that SOURCE pin switching currents are returned to the
input capacitor negative terminal through a separate trace that
is not shared by the components connected to CONTROL,
MULTI-FUNCTION, VOLTAGE MONITOR or EXTERNAL
CURRENT LIMIT pins. This is because the SOURCE pin is also
the controller ground reference pin. Any traces to the M, V or X
pins should be kept as short as possible and away from the
DRAIN trace to prevent noise coupling. VOLTAGE MONITOR
resistors (R1 and R2 in Figures 46, 47, 48, R3 and R4 in
Figure 49, and R14 in Figure 50) should be located close to the
M or V pin to minimize the trace length on the M or V pin side.
Resistors connected to the M, V or X pin should be connected
as close to the bulk cap positive terminal as possible while
routing these connections away from the power switching
circuitry. In addition to the 47 F CONTROL pin capacitor, a
high frequency bypass capacitor in parallel may be used for
better noise immunity. The feedback optocoupler output
should also be located close to the CONTROL and SOURCE
pins of TOPSwitch-HX.
Y-Capacitor
The Y-capacitor should be connected close to the secondary
output return pin(s) and the positive primary DC input pin of the
transformer.
Heat Sinking
The tab of the Y package (TO-220C) and E package (eSIP-7C)
and L package (eSIP-7F) are internally electrically tied to the
SOURCE pin. To avoid circulating currents, a heat sink
attached to the tab should not be electrically tied to any primary
ground/source nodes on the PC board. When using a
P (DIP-8), G (SMD-8) or M (DIP-10) package, a copper area
underneath the package connected to the SOURCE pins will
act as an effective heat sink. On double sided boards, topside
and bottom side areas connected with vias can be used to
increase the effective heat sinking area. In addition, sufcient
copper area should be provided at the anode and cathode
leads of the output diode(s) for heat sinking. In Figures 46 to 50
a narrow trace is shown between the output rectier and output
lter capacitor. This trace acts as a thermal relief between the
rectier and lter capacitor to prevent excessive heating of the
capacitor.
The TOPSwitch-HX has multiple pins and may operate at

high power levels. The following guidelines should be
carefully followed.
27
www.powerint.com
Rev. F 01/09
TOP252-262
Isolation Barrier
Optional PCB slot for external

heatsink in contact with
SOURCE pins
C2
VR1
Input Filter
Capacitor
Y1Capacitor
C6
R4
T1
C10
R3
R9
Output
Rectifier
D1
J1
Output Filter
Capacitor
D3
Transformer
+
S
HV
C1
D
U1
L1
JP1
C4
C3
R8
R1
C7
C5
C8
R2
J2
Maximize hatched copper

areas (
) for optimum
heat sinking
R14
R13
R8
R7
R6
D2
R11
U3
JP2
U2
VR2
R10
C9
R12
DC
+
Out
PI-4753-070307
Figure 46. Layout Considerations for TOPSwitch-HX Using P-Package.
Isolation Barrier
C2
Optional PCB slot for external

heatsink in contact with
SOURCE pins
Y1Capacitor
C6
R6
VR1
Input Filter
Capacitor
T1
R5
Output
Rectifier
R12
J1
D1
+
HV
-
D3
Transformer
S
S
S U1
S
S
C1
JP1
R7
L1
C
X
V
C4
Maximize hatched copper

areas (
) for optimum
heat sinking
VR2
R13
C8
U3
R11
R4
D2
R10
R3
R9
C9
C5
R14
C3
R2
Output Filter
Capacitor
R8
R1
C7
R15
JP2
U2
J2
R16
R17
- DC +
Out
PI-4752-070307
Figure 47. Layout Considerations for TOPSwitch-HX Using M-Package.
28
Rev. F 01/09
www.powerint.com
TOP252-262
Isolation Barrier
C2
R4
T1
R3
VR1
Input Filter
Capacitor
Y1Capacitor
C6
R12
Output
Rectifier
C10
D1
J1
Output Filter
Capacitor
HS1
+
HV
-
D3
Transformer
S
U1
C7
L1
C
V
JP1
C4
R10
C5
R2
JP2
R11
R4
R13
C9
C8
R9
R3
U3
D2
R8
R1
U2
VR2
R14
R7
R16
C1
J2
R15
R17
R12
- DC +
Out
PI-4751-070307
Figure 48. Layout Considerations for TOPSwitch-HX Using TOP254-258 Y-Package.
Isolation Barrier
C6
Y1Capacitor
C7
R7
T1
Input Filter
Capacitor
J1
VR1
D5
R6
C16
Output Filter
Capacitor
R12
D8
HS1
C4
+
HV
-
Transformer
D
S
G
C
U5
V
C8
R4
C9
C17
R3
R22
JP1
R11
R14
D6
C10
R20
U4 C21
R8
L3
C18
R15
R5
VR2
R10
R21
R9
JP2
U2
R17
R13
J2
- DC +
Out
PI-4977-021408
Figure 49. Layout Considerations for TOPSwitch-HX Using TOP259-261 Y-Package.
29
www.powerint.com
Rev. F 01/09
TOP252-262
Isolation Barrier
Input Filter
Capacitor
C6 R7
T1
C16
R12
R6 D5
HS1
J1
Y1Capacitor
C7
C4
+
HV
-
D8
H52
U1
C8
S
C
Output Filter
Capacitor
D
F
X
R4
Transformer
VR1
C17
R8
Output
Rectifier
R22
L3
R3
R11
C10
R5
C18
D6
R14
C9
U4
R10
C19
C21
R20
VR2
R9
J2
R17
U2
JP2
R13
R15
R21
- DC +
Out
PI-4975-022108
Figure 50a. Layout Considerations for TOPSwitch-HX Using E-Package and Operating at 66 kHz.
Isolation Barrier
Input Filter
Capacitor
C6 R7
T1
J1
+
HV
-
R6
HS1
Y1Capacitor
C7
C16
R12
D5
C4
D8
H52
C8
C9
F
X
C
R4
Output Filter
Capacitor
Transformer
VR1
U1
Output
Rectifier
C17
R22
L3
V
R3
C10
R11
R8
R5
R14
C18
D6
U4
R10
VR2
R9
JP2
C19
C21
R20
J2
R17
U2
R13
R15
R21
- DC +
Out
PI-4976-091608
Figure 50b. Layout Considerations for TOPSwitch-HX Using E-Package and Operating at 132 kHz.
30
Rev. F 01/09
www.powerint.com
TOP252-262
Isolation Barrier
C6
Input Filter
Capacitor
C4
R7
R6
T1
Y1Capacitor
C7
R12
C16
VR1
D8
J1
HS2
+
HV
-
Output
Rectifier
Transformer
R22
X
Y
JP1
D5
F
Output Filter
Capacitor
C17
C S
C8
U1
R5
R14
R4
R3
R11
R8
L3
C9
C10
C18
D6
U4
HS1
R10
C19
C21
R20
VR2
Note: Components U1, R8, C8, C9 and R22
are under heat sink HS1.
R9
JP2
J2
R17
U2
R13
R15
R21
- DC +
Out
PI-5216-091508
Figure 50c. Layout Considerations for TOPSwitch-HX Using L-Package and Operating at 132 kHz.
Quick Design Checklist

In order to reduce the no-load input power of TOPSwitch-HX
designs, the V-pin (or M-pin for P Package) operates at very
low current. This requires careful layout considerations when
designing the PCB to avoid noise coupling. Traces and
components connected to the V-pin should not be adjacent to
any traces carrying switching currents. These include the drain,
clamp network, bias winding return or power traces from other
converters. If the line sensing features are used, then the sense
resistors must be placed within 10 mm of the V-pin to minimize
the V pin node area. The DC bus should then be routed to the
line sense resistors. Note that external capacitance must not
be connected to the V-pin as this may cause misoperaton of the
V pin related functions.
As with any power supply design, all TOPSwitch-HX designs
should be veried on the bench to make sure that components
specications are not exceeded under worst-case conditions.
The following minimum set of tests is strongly recommended:
1. Maximum drain voltage Verify that peak VDS does not
exceed 675 V at highest input voltage and maximum
overload output power. Maximum overload output power
occurs when the output is overloaded to a level just before
the power supply goes into auto-restart (loss of regulation).
2. Maximum drain current At maximum ambient temperature,

maximum input voltage and maximum output load, verify
drain current waveforms at start-up for any signs of transformer saturation and excessive leading edge current spikes.
TOPSwitch-HX has a leading edge blanking time of 220 ns
to prevent premature termination of the ON-cycle. Verify that
the leading edge current spike is below the allowed current
limit envelope (see Figure 53) for the drain current waveform
at the end of the 220 ns blanking period.
3. Thermal check At maximum output power, both minimum
and maximum voltage and ambient temperature; verify that
temperature specications are not exceeded for
TOPSwitch-HX, transformer, output diodes and output
capacitors. Enough thermal margin should be allowed for
the part-to-part variation of the RDS(ON) of TOPSwitch-HX, as
specied in the data sheet. The margin required can either
be calculated from the values in the parameter table or it can
be accounted for by connecting an external resistance in
series with the DRAIN pin and attached to the same heat
sink, having a resistance value that is equal to the difference
between the measured RDS(ON) of the device under test and
the worst case maximum specication.
Design Tools
Up-to-date information on design tools can be found at the
Power Integrations website: www.powerint.com
31
www.powerint.com
Rev. F 01/09
TOP252-262
Absolute Maximum Ratings(2)
DRAIN Peak Voltage .................................................................. -0.3 V to 700 V
DRAIN Peak Current: TOP252 ................................................................ 0.68 A
DRAIN Peak Current: TOP253 ................................................................. 1.37 A
DRAIN Peak Current: TOP255 .................................................................2.72 A
DRAIN Peak Current: TOP259 ................................................................. 7.73 A
DRAIN Peak Current: TOP261 ............................................................... 11.10 A
DRAIN Peak Current: TOP262 ............................................................... 11.10 A
CONTROL Voltage ............................................................................-0.3 V to 9 V
CONTROL Current ...................................................................................... 100 mA
VOLTAGE MONITOR Pin Voltage ............................................-0.3 V to 9 V

CURRENT LIMIT Pin Voltage ................................................-0.3 V to 4.5 V
MULTI-FUNCTION Pin Voltage .................................................-0.3 V to 9 V
FREQUENCY Pin Voltage ...........................................................-0.3 V to 9 V
Storage Temperature ...........................................................-65 C to 150 C
Operating Junction Temperature................................... -40 C to 150 C
Lead Temperature(1) ......................................................................................260 C
Notes:
1. 1/16 in. from case for 5 seconds.
2. Maximum ratings specied may be applied one at a time
without causing permanent damage to the product. Exposure
to Absolute Maximum Rating conditions for extended periods
of time may affect product reliability.
Thermal Impedance
Thermal Impedance: Y Package:
(JA) .................................................................. 80 C/W(1)
(JC) ............................................... .....................2 C/W(2)
P, G and M Packages:
(JA) .........................................70 C/W(3); 60 C/W(4)
(JC) ............................................... .................. 11 C/W(5)
E/L Package:
(JA) ................................................................105 C/W(1)
(JC) ............................................... .....................2 C/W(2)
Parameter
Symbol
Notes:
1. Free standing with no heatsink.
2. Measured at the back surface of tab.
3. Soldered to 0.36 sq. in. (232 mm2), 2 oz. (610 g/m2) copper clad.
4. Soldered to 1 sq. in. (645 mm2), 2 oz. (610 g/m2) copper clad.
5. Measured on the SOURCE pin close to plastic interface.
Conditions
SOURCE = 0 V; TJ = -40 to 125 C
See Figure 54
(Unless Otherwise Specied)
Min
Typ
Max
119
132
145
Units
Control Functions
Switching Frequency
in Full Frequency
Mode (average)
fOSC
Frequency Jitter
Frequency Jitter
Modulation Rate
fM
Maximum Duty Cycle
DCMAX
Soft-Start Time
tSOFT
PWM Gain
DCreg
PWM Gain
Temperature Drift
External Bias Current
TJ = 25 C
IC = ICD1
FREQUENCY Pin
Connected to SOURCE
TOP252-258Y
TOP255-262L
TOP252-262E
FREQUENCY Pin
Connected to CONTROL
TOP252-258Y
TOP255-262L
TOP252-262E
TOP252-258P/G/M
TOP259-261Y
132 kHz Operation
66 kHz Operation
kHz
59.4
66
72.6
59.4
66
72.6
IV IV(DC) or IM IM(DC) or
VV, VM = 0 V
75
IV or IM = 95 A
30
TOP252-255
TOP256-258
TOP259-262
66 kHz Operation
TOP252-255
TOP256-258
TOP259-262
250
Hz
78
83
17
-31
-27
-25
See Note A
IB
kHz
TJ = 25 C
TJ = 25 C
5
2.5
-25
-22
-20
ms
-20
-17
-15
-0.01
0.9
1.0
1.1
1.5
1.6
1.7
%/mA
%/mA/C
2.1
2.2
2.4
mA
32
Rev. F 01/09
www.powerint.com
TOP252-262
Parameter
Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 C
Min
Typ
Max
TOP252-255
TOP256-258
TOP259-262
TOP252-255
TOP256-258
TOP259-262
TOP252-255
TOP256-258
TOP259-262
1.0
1.3
1.6
1.6
1.9
2.2
4.4
4.7
5.1
4.6
5.1
6.0
2.2
2.5
2.9
5.8
6.1
6.5
6.0
6.5
7.4
IC = 4 mA; TJ = 25 C, See Figure 52
10
18
22
Units
Control Functions (cont.)

External Bias Current
IB
132 kHz Operation
66 kHz Operation
CONTROL Current at
0% Duty Cycle
IC(OFF)
132 kHz Operation
Dynamic Impedance
ZC
Dynamic Impedance
Temperature Drift
CONTROL Pin Internal
Filter Pole
mA
mA
0.18
%/C
kHz
Upper Peak Current to

Set Current Limit Ratio
kPS(UPPER)
TJ = 25 C
See Note B
Lower Peak Current to

Set Current Limit Ratio
kPS(LOWER)
TJ = 25 C
See Note B
25
Multi-CycleModulation Switching
Frequency
fMCM(MIN)
TJ = 25 C
30
kHz
Minimum Multi-CycleModulation On Period
TMCM(MIN)
TJ = 25 C
135
50
55
60
Shutdown/Auto-Restart
Control Pin
Charging Current
IC(CH)
TJ = 25 C
Charging Current
Temperature Drift
VC = 0 V
-5.0
-3.5
-1.0
VC = 5 V
-3.0
-1.8
-0.6
See Note A
Auto-Restart
Upper Threshold
Voltage
VC(AR)U
Auto-Restart Lower
Threshold Voltage
VC(AR)L
mA
0.5
%/C
5.8
4.5
4.8
0.8
1.0
5.1
Multi-Function (M), Voltage Monitor (V) and External Current Limit (X) Inputs
Auto-Restart
Hysteresis Voltage
VC(AR)hyst
Auto-Restart Duty
Cycle
DC(AR)
Auto-Restart
Frequency
f(AR)
0.5
Line Undervoltage
Threshold Current and
Hysteresis (M or V Pin)
IUV
TJ = 25 C
Line Overvoltage
Threshold Current and
Hysteresis (M or V Pin)
IOV
TJ = 25 C
Threshold
22
Hysteresis
Threshold
Hysteresis
25
V
4
Hz
27
112
4
A
A
14
107
117
A
A
33
www.powerint.com
Rev. F 01/09
TOP252-262
Parameter
Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 C
Min
Typ
Max
Units
Multi-Function (M), Voltage Monitor (V) and External Current Limit (X) Inputs
Output Overvoltage
Latching Shutdown
Threshold Current
V or M Pin Reset Voltage
IOV(LS)
TJ = 25 C
269
336
403
VV(TH) or
VM(TH)
TJ = 25 C
0.8
1.0
1.6
-35
-27
-20
Remote ON/OFF
Negative Threshold
Current and Hysteresis
(M or X Pin)
IREM (N)
V or M Pin Short Circuit

Current
IV(SC) or
IM(SC)
X or M Pin Short Circuit

Current
IX(SC) or
V or M Pin Voltage
(Positive Current)
Threshold
TJ = 25 C
Hysteresis
IM(SC)
VV or VM
V or M Pin Voltage
Hysteresis (Positive
Current)
VV(hyst) or
VM(hyst)
X or M Pin Voltage
(Negative Current)
VX or VM
Maximum Duty Cycle

Reduction Onset
Threshold Current
IV(DC) or
IM(DC)
Maximum Duty Cycle

Reduction Slope
TJ = 25 C
VX, VM = 0 V
IV or IM = IOV
VV, VM = VC
300
400
500
Normal Mode
-260
-200
-140
Auto-Restart Mode
-95
-75
-55
IV or IM = IUV
2.10
2.8
3.20
TOP252-TOP257
2.79
3.0
3.21
TOP258-TOP262
2.83
3.0
3.25
IV or IM = IOV
0.2
0.5
IX or IM = -50 A
1.23
1.30
1.37
IX or IM = -150 A
1.15
1.22
1.29
18.9
22.0
24.2
IC IB, TJ = 25 C
TJ = 25 C
-1.0
IV or IM 48 A
-0.25
X, V or M Pin
Floating
0.6
1.0
V or M Pin Shorted to
CONTROL
1.0
1.6
ID(RMT)
Remote ON Delay
tR(ON)
From Remote ON to Drain

Turn-On
See Note B
tR(OFF)
Minimum Time Before Drain

Turn-On to Disable Cycle
See Note B
Remote OFF Setup Time
A
A
IV(DC) < IV <48 A or

IM(DC) < IM <48 A
Remote OFF DRAIN

Supply Current
VDRAIN = 150 V
%/A
mA
66 kHz
3.0
132 kHz
1.5
66 kHz
3.0
132 kHz
1.5
Frequency Input
FREQUENCY Pin
Threshold Voltage
VF
FREQUENCY Pin Input

Current
IF
See Note B
TJ = 25 C
2.9
VF = VC
10
55
V
90
34
Rev. F 01/09
www.powerint.com
TOP252-262
Parameter
Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 C
Min
Typ
Max
Units
Circuit Protection
Self Protection
Current Limit
(See Note C)
ILIMIT
TOP252PN/GN/MN
TJ = 25 C
di/dt = 45 mA/s
0.400
0.43
0.460
TOP252EN
TJ = 25 C
di/dt = 90 mA/s
0.400
0.43
0.460
TOP253PN/GN
TJ = 25 C
di/dt = 80 mA/s
0.697
0.75
0.803
TOP253MN
TJ = 25 C
di/dt = 90 mA/s
0.790
0.85
0.910
TOP253EN
TJ = 25 C
di/dt = 180 mA/s
0.790
0.85
0.910
TOP254PN/GN
TJ = 25 C
di/dt = 105 mA/s
0.93
1.00
1.07
TOP254MN
TJ = 25 C
di/dt = 135 mA/s
1.209
1.30
1.391
TOP254YN/EN
TJ = 25 C
di/dt = 270 mA/s
1.209
1.30
1.391
TOP255PN/GN
TJ = 25 C
di/dt = 120 mA/s
1.069
1.15
1.231
TOP255MN
TJ = 25 C
di/dt = 175 mA/s
1.581
1.70
1.819
TOP255LN
TJ = 25 C
di/dt = 350 mA/s
1.581
1.70
1.819
TOP255YN/EN
TJ = 25 C
di/dt = 350 mA/s
1.581
1.70
1.819
TOP256PN/GN
TJ = 25 C
di/dt = 140 mA/s
1.255
1.35
1.445
TOP256MN
TJ = 25 C
di/dt = 220 mA/s
1.953
2.10
2.247
TOP256LN
TJ = 25 C
di/dt = 435 mA/s
1.953
2.10
2.247
TOP256YN/EN
TJ = 25 C
di/dt = 530 mA/s
2.371
2.55
2.729
TOP257PN/GN
TJ = 25 C
di/dt = 155 mA/s
1.395
1.50
1.605
TOP257MN
TJ = 25 C
di/dt = 265 mA/s
2.371
2.55
2.729
TOP257LN
TJ = 25 C
di/dt = 530 mA/s
2.371
2.55
2.729
TOP257YN/EN
TJ = 25 C
di/dt = 705 mA/s
3.162
3.40
3.638
TOP258PN/GN
TJ = 25 C
di/dt = 170 mA/s
1.534
1.65
1.766
TOP258MN
TJ = 25 C
di/dt = 310 mA/s
2.790
3.00
3.210
TOP258LN
TJ = 25 C
di/dt = 620 mA/s
2.790
3.00
3.210
35
www.powerint.com
Rev. F 01/09
TOP252-262
Parameter
Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 C
Min
Typ
Max
Units
Circuit Protection (cont.)
Self Protection
Current Limit
(See Note C)
ILIMIT
Initial Current Limit
IINIT
Power Coefcient
PCOEFF
Leading Edge
Blanking Time
tLEB
Current Limit Delay
tIL(D)
TOP258YN/EN
TJ = 25 C
di/dt = 890 mA/s
3.999
4.30
4.601
TOP259LN
TJ = 25 C
di/dt = 720 mA/s
3.236
3.48
3.724
TOP259YN/EN
TJ = 25 C
di/dt = 1065 mA/s
4.790
5.15
5.511
TOP260LN
TJ = 25 C
di/dt = 870 mA/s
3.906
4.20
4.494
TOP260YN/EN
TJ = 25 C
di/dt = 1240 mA/s
5.580
6.00
6.420
TOP261LN
TJ = 25 C
di/dt = 1065 mA/s
4.808
5.17
5.532
TOP261YN/EN
TJ = 25 C
di/dt = 1530 mA/s
6.882
7.40
7.918
TOP262LN
TJ = 25 C
di/dt = 1065 mA/s
4.808
5.17
5.532
TOP262EN
TJ = 25 C
di/dt = 1530 mA/s
6.882
7.40
7.918
0.70
ILIMIT(MIN)
See Note B
TJ = 25 C,
See Note D
0.9 I2f
I2f
1.2 I2f
IX or IM - 117 A
0.9 I2f
I2f
1.2 I2f
A2kHz
TJ = 25 C, See Figure 53
135
Thermal Shutdown
Hysteresis
Power-Up Reset
Threshold Voltage
IX or IM - 165 A
Thermal Shutdown
Temperature
220
ns
100
ns
142
150
75
VC(RESET)
Figure 54 (S1 Open Condition)
1.75
C
C
3.0
4.25
TJ = 25 C
19.1
22.00
TJ = 100 C
28.8
33.40
TJ = 25 C
8.8
10.10
TJ = 100 C
13.1
15.20
TOP254
ID = 150 mA
TJ = 25 C
5.4
6.25
TJ = 100 C
8.35
9.70
TOP255
ID = 200 mA
TJ = 25 C
4.1
4.70
TJ = 100 C
6.3
7.30
TOP256
ID = 300 mA
TJ = 25 C
2.8
3.20
TJ = 100 C
4.1
4.75
TOP257
ID = 400 mA
TJ = 25 C
2.0
2.30
TJ = 100 C
3.1
3.60
TOP258
ID = 500 mA
TJ = 25 C
1.7
1.95
TJ = 100 C
2.5
2.90
Output
TOP252
ID = 50 mA
TOP253
ID = 100 mA
ON-State
Resistance
RDS(ON)
36
Rev. F 01/09
www.powerint.com
TOP252-262
Parameter
Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 C
Min
Typ
Max
Units
Output (cont.)
ON-State
Resistance
RDS(ON)
TOP259
ID = 600 mA
TJ = 25 C
1.45
1.70
TJ = 100 C
2.25
2.60
TOP260
ID = 700 mA
TJ = 25 C
1.20
1.40
TJ = 100 C
1.80
2.10
TOP261
ID = 800 mA
TJ = 25 C
1.05
1.20
TJ = 100 C
1.55
1.80
TOP262
ID = 900 mA
TJ = 25 C
0.90
1.05
TJ = 100 C
1.35
1.55
TJ 85 C, See Note E
DRAIN Supply Voltage
18
V
36
OFF-State Drain
Leakage Current
Breakdown
Voltage
IDSS
VV, VM = Floating, IC = 4 mA,

VDS = 560 V, TJ = 125 C
BVDSS
VV, VM = Floating, IC = 4 mA,

TJ = 25 C
See Note F
Rise Time
tR
Fall Time
tF
470
700
Measured in a Typical Flyback

Converter Application
V
100
ns
50
ns
Supply Voltage Characteristics
Control Supply/
Discharge Current
ICD1
ICD2
66 kHz
Output
Operation
MOSFET
Enabled
VX, VV, VM =
132 kHz
0V
Operation
TOP252-255
0.6
1.2
2.0
TOP256-258
0.9
1.4
2.3
TOP259-262
1.1
1.6
2.5
TOP252-255
0.8
1.3
2.2
TOP256-258
1.1
1.6
2.5
TOP259-262
1.5
2.2
2.9
0.3
0.6
1.3
Output MOSFET Disabled

VX, VV, VM = 0 V
mA
NOTES:
A. For specications with negative values, a negative temperature coefcient corresponds to an increase in
magnitude with increasing temperature, and a positive temperature coefcient corresponds to a decrease in
magnitude with increasing temperature.
B. Guaranteed by characterization. Not tested in production.
C. For externally adjusted current limit values, please refer to Figures 55a and 55b (Current Limit vs. External Current Limit Resistance) in the Typical Performance Characteristics section. The tolerance specied is only valid at full current limit.
D. I2f calculation is based on typical values of ILIMIT and fOSC, i.e. ILIMIT(TYP)2 fOSC, where fOSC = 66 kHz or 132 kHz depending on package
/ F pin connection. See fOSC specication for detail.
E. The TOPSwitch-HX will start up at 18 VDC drain voltage. The capacitance of electrolytic capacitors drops signicantly at temperatures below 0 C. For reliable start up at 18 V in sub zero temperatures, designers must ensure that circuit capacitors meet
recommended capacitance values.
F. Breakdown voltage may be checked against minimum BVDSS specication by ramping the DRAIN pin voltage up to but not
exceeding minimum BVDSS.
37
www.powerint.com
Rev. F 01/09
TOP252-262
t2
t1
HV
90%
90%
DRAIN
VOLTAGE
t1
t2
D=
10%
0V
PI-2039-033001
100
DRAIN Current (normalized)
PI-4737-061207
CONTROL Pin Current (mA)
120
80
60
40
Dynamic
1
=
Impedance Slope
20
0
PI-4758-061407
Figure 51. Duty Cycle Measurement.

tLEB (Blanking Time)
1.3
1.2
1.1
1.0
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
IINIT(MIN)
0
5
CONTROL Pin Voltage (V)
Time (Ms)
Figure 52. CONTROL Pin I-V Characteristic.
Figure 53. Drain Current Operating Envelope.
P or G Package (M Pin)
TOP254-258 Y, all E, L or M Packages (X and V Pins)
470
5W
S1
0-300 k
S5
0-300 k
5-50 V
M
0-60 k
5-50 V
40 V
TOPSwitch-HX
CONTROL
470
TOP259-261 Y (X and V Pins)

0-300 k
S2
S4
0-15 V
47 F
0.1 F
S3
5-50 V
CONTROL
0-60 k
G
X S
NOTES: 1. This test circuit is not applicable for current limit or output characteristic measurements.
2. For P, G and M packages, short all SOURCE pins together.
PI-4738-071408
Figure 54. TOPSwitch-HX General Test Circuit.
38
Rev. F 01/09
www.powerint.com
TOP252-262
Typical Performance Characteristics
PI-4754-120307
1.1
1.1
1
1
Maximum
0.9
0.8
0.8
0.7
0.7
Typical
0.6
0.6
0.5
0.5
Minimum
0.4
0.4
0.3
0.3
Notes:
1. Maximum and Minimum levels are
based on characterization.
0.2
2. T J = 0
0.1
C to 125
Normalized di/dt
Normalized Current Limit
0.9
0.2
C.
0.1
0
0
-200
-150
-100
-50
IX or IM ( A )
Figure 55a. Normalized Current Limit vs. X or M Pin Current.
PI-4755-120307
1.1
1.1
Notes:
1. Maximum and Minimum levels are
based on characterization.
0.8
0.9
0.8
Maximum
0.7
0.7
0.6
0.6
Typical
0.5
0.5
0.4
0.4
0.3
0.3
Normalized di/dt
Normalized Current Limit
2. T J = 0 OC to 125 OC.
3. Includes the variation of X or M pin
voltage.
0.9
0.2
0.2
Minimum
0.1
0.1
0
0
0
10
15
20
25
30
35
40
45
RIL ( k )
Figure 55b. Normalized Current Limit vs. External Current Limit Resistance.
39
www.powerint.com
Rev. F 01/09
TOP252-262
Typical Performance Characteristics (cont.)
1.0
PI-4759-061407
1.2
Output Frequency
(Normalized to 25 oC)
PI-176B-033001
1.0
0.8
0.6
0.4
0.2
0.9
-50 -25
25
50
-50 -25
75 100 125 150
75 100 125 150
0.8
0.6
0.4
1.2
1.0
0.8
0.6
0.4
0.2
0.2
0
-50 -25
25
50
-50 -25
75 100 125 150

Figure 59.
PI-4761-061407
1.0
25
50
75 100 125 150
0.8
0.6
0.4
0.2
External Current Limit vs. Temperature with RIL = 10.5 k.
1.2
Under-Voltage Threshold
Figure 58. Internal Current Limit vs. Temperature.
1.2
Junction Temperature (C)
Junction Temperature (oC)
Overvoltage Threshold
50
PI-4739-061507
PI-4760-061407
Current Limit
1.0
25
Figure 57. Frequency vs. Temperature.
Current Limit
(Normalized to 25 C)
Figure 56. Breakdown Voltage vs. Temperature.
1.2
PI-4762-061407
Breakdown Voltage
1.1
1.0
0.8
0.6
0.4
0.2
0
0
-50 -25
25
50
75 100 125 150

Figure 60. Overvoltage Threshold vs. Temperature.
-50 -25
25
50
75 100 125 150

Figure 61. Undervoltage Threshold vs. Temperature.
40
Rev. F 01/09
www.powerint.com
TOP252-262
5
4.5
4
3.5
3
2.5
300
400
0.8
0.6
0.4
0.2
4
3
2
See expanded
version
(Figure 63b)
1
0
-200 -100
100
1.4
VM = 1.354 -1147.5 |IM|1.759 106

(IM)2 with -180 MA IM -25 MA
1.0
0.8
0.6
0.4
0.2
0
-200
-150
-100
-50
MULTI-FUNCTION Pin Current (MA)
Figure 63a. MULTI-FUNCTION Pin Voltage vs. Current.
Figure 63b. MULTI-FUNCTION Pin Voltage vs. Current (Expanded).
0.8
0.6
0.4
0.2
1.2
Onset Threshold Current

PI-4763-072208
CONTROL Current
1.2
MULTI-FUNCTION Pin Current (MA)
1.0
-50
1.6
200 300 400 500
1.2
-100
Figure 62b. EXTERNAL CURRENT LIMIT Pin Voltage vs. Current.
PI-4742-021308
-150
EXTERNAL CURRENT LIMIT Pin Current (MA)
Figure 62a. VOLTAGE-MONITOR Pin vs. Current.
0
-200
500
VOLTAGE-MONITOR Pin Current (MA)
PI-4741-110907
1.0
PI-4743-061407
200
MULTI-FUNCTION Pin Voltage (V)
100
VX = 1.354 -1147.5 |IX|1.759 106

(IX)2 with -180 MA IX -25 MA
1.2
2
0
MULTI-FUNCTION Pin Voltage (V)
1.4
PI-4764-061407
5.5
1.6
EXTERNAL CURRENT LIMIT

Pin Voltage (V)
PI-4740-060607
VOLTAGE MONITOR Pin Voltage (V)
1.0
0.8
0.6
0.4
0.2
0
0
-50 -25
25
50
75 100 125 150

Figure 64. Control Current Out at 0% Duty Cycle vs. Temperature.
-50 -25
25
50
75 100 125 150

Figure 65. Maximum Duty Cycle Reduction Onset Threshold
Current vs. Temperature.
41
www.powerint.com
Rev. F 01/09
TOP252-262
Scaling Factors:
TOP262 1.82
TOP261 1.62
TOP260 1.42
TOP259 1,17
TOP258 1.00
TOP257 0.85
TOP256 0.61
TOP255 0.42
TOP254 0.32
TCASE = 25 oC
TOP253 0.20
TCASE = 100 oC TOP252 0.10
VC = 5 V
0.5
0
-0.5
-1
-1.5
-2
-2.5
8 10 12 14 16 18 20
20
Drain Voltage (V)
80
100
Figure 67. IC vs. DRAIN Voltage.
500
Scaling Factors:
TOP262 1.82
TOP261 1.62
TOP260 1.42
TOP259 1.17
TOP258 1.00
TOP257 0.85
TOP256 0.61
TOP255 0.42
TOP254 0.32
TOP253 0.20
TOP252 0.10
400
Power (mW)
Scaling Factors:
TOP262 1.82
TOP261 1.62
TOP260 1.42
TOP259 1.17
TOP258 1.00
TOP257 0.85
TOP256 0.61
TOP255 0.42
TOP254 0.32
TOP253 0.20
TOP252 0.10
PI-4749-071708
10000
100
60
Drain Pin Voltage (V)
Figure 66. Output Characteristics.
1000
40
300
200
PI-4750-071708
DRAIN Capacitance (pF)
PI-4744-072208
PI-4748-071708
CONTROL Pin Current (mA)
DRAIN Current (A)
132 kHz
66 kHz
100
10
0
0
100
200
300
400
500
600
100 200 300 400 500 600 700

Figure 69. DRAIN Capacitance Power.
1.2
PI-4745-061407
Remote OFF DRAIN Supply Current

Figure 68. COSS vs. DRAIN Voltage.
1.0
0.8
0.6
0.4
0.2
0
-50 -25
25
50
75 100 125 150

Figure 70. Remote OFF DRAIN Supply Current vs. Temperature.
42
Rev. F 01/09
www.powerint.com
TOP252-262
TO-220-7C
.165 (4.19)
.185 (4.70)
.390 (9.91)
.420 (10.67)
.146 (3.71)
.156 (3.96)
.108 (2.74) REF
.045 (1.14)
.055 (1.40)
.234 (5.94)
.261 (6.63)
.570 (14.48)
REF.
.461 (11.71)
.495 (12.57)
7 TYP.
.860 (21.84)
.880 (22.35)
.670 (17.02)
REF.
.080 (2.03)
.120 (3.05)
.068 (1.73) MIN

.024 (.61)
.010 (.25) M
.034 (.86)
.050 (1.27) BSC
PIN 1
.150 (3.81) BSC
PIN 2 & 4
PIN 1 & 7
.040 (1.02)
.060 (1.52)
.040 (1.02)
.060 (1.52)
.012 (.30)
.024 (.61)
.190 (4.83)
.210 (5.33)
.050 (1.27)
.050 (1.27)
.050 (1.27)
.050 (1.27)
.180 (4.58)
.200 (5.08)
.100 (2.54)
PIN 7
PIN 1
.150 (3.81)
Y07C
.150 (3.81)
Notes:
1. Controlling dimensions are inches. Millimeter
dimensions are shown in parentheses.
2. Pin numbers start with Pin 1, and continue from left
to right when viewed from the front.
3. Dimensions do not include mold flash or other
protrusions. Mold flash or protrusions shall not
exceed .006 (.15mm) on any side.
4. Minimum metal to metal spacing at the package
body for omitted pin locations is .068 in. (1.73 mm).
5. Position of terminals to be measured at a location
.25 (6.35) below the package body.
6. All terminals are solder plated.
MOUNTING HOLE PATTERN

PI-2644-122004
43
www.powerint.com
Rev. F 01/09
TOP252-262
DIP-8C
D S
.004 (.10)
Notes:
1. Package dimensions conform to JEDEC specification
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
3. Dimensions shown do not include mold flash or other
protrusions. Mold flash or protrusions shall not exceed
.006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 3 is omitted.
5. Minimum metal to metal spacing at the package body for
the omitted lead location is .137 inch (3.48 mm).
6. Lead width measured at package body.
7. Lead spacing measured with the leads constrained to be
perpendicular to plane T.
-E-
.240 (6.10)
.260 (6.60)
Pin 1
.367 (9.32)
.387 (9.83)
-D-
.057 (1.45)
.068 (1.73)
(NOTE 6)
.125 (3.18)
.145 (3.68)
.015 (.38)
MINIMUM
-TSEATING
PLANE
.008 (.20)
.015 (.38)
.120 (3.05)
.140 (3.56)
.100 (2.54) BSC

.014 (.36)
.022 (.56)
.048 (1.22)
.053 (1.35)
T E D
.300 (7.62) BSC

(NOTE 7)
.137 (3.48)
MINIMUM
.300 (7.62)
.390 (9.91)
S .010 (.25) M
P08C
PI-3933-100504
SDIP-10C
10
-E-
.240 (6.10)
.260 (6.60)
Notes:
1. Package dimensions conform to JEDEC specification
MS-019.
2. Controlling dimensions are inches. Millimeter sizes are
3. Dimensions shown do not include mold flash or other
protrusions. Mold flash or protrusions shall not exceed
.006 (.15) on any side.
4. D, E and F are reference datums.
5. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
5
.367 (9.32)
.387 (9.83)
-D-
.300 (7.62)
.340 (8.64
.125 (3.18)
.145 (3.68)
.200 (5.08) Max
-F-
SEATING
PLANE
.020 (.51) Min
.008 (.20)
.015 (.38)
.120 (3.05)
.140 (3.56)
.300 BSC
.070 (1.78) BSC

.030 (.76)
.040 (1.02)
.014 (.36)
.022 (.56)
.010 (.25) M
FDE
.300 (7.62)
.390 (9.91)
P10C
PI-4648-041107
44
Rev. F 01/09
www.powerint.com
TOP252-262
SMD-8C
D S .004 (.10)
.046 .060
.060 .046
-E.080
.086
Pin 1
.137 (3.48)
MINIMUM
Solder Pad Dimensions
.367 (9.32)
.387 (9.83)
.420
.057 (1.45)
.068 (1.73)
(NOTE 5)
.125 (3.18)
.145 (3.68)
.032 (.81)
.037 (.94)
.286
Pin 1
.100 (2.54) (BSC)
-D-
.186
.372 (9.45)
.388 (9.86)
E S .010 (.25)
.240 (6.10)
.260 (6.60)
Notes:
1. Controlling dimensions are
inches. Millimeter sizes are
2. Dimensions shown do not
include mold flash or other
protrusions. Mold flash or
protrusions shall not exceed
.006 (.15) on any side.
3. Pin locations start with Pin 1,
and continue counter-clockwise to Pin 8 when viewed
from the top. Pin 3 is omitted.
4. Minimum metal to metal
spacing at the package body
for the omitted lead location
is .137 inch (3.48 mm).
5. Lead width measured at
package body.
6. D and E are referenced
datums on the package
body.
.048 (1.22)
.053 (1.35)
.004 (.10)
.009 (.23)
.004 (.10)
.012 (.30)
.036 (0.91)
.044 (1.12)
0- 8
G08C
PI-4015-013106
45
www.powerint.com
Rev. F 01/09
TOP252-262
eSIP-7C (E Package)
C
2
A
0.403 (10.24)
0.397 (10.08)
0.081 (2.06)
0.077 (1.96)
0.224 (5.69) Ref.
Detail A
0.290 (7.37)
Ref.
0.519 (13.18)
Ref.
0.325 (8.25)
0.320 (8.13)
Pin #1
I.D.
0.207 (5.26)
0.187 (4.75)
0.016 (0.41)
Ref.
0.140 (3.56)
0.120 (3.05)
0.177 (4.50) Ref.
0.047 (1.19)
0.070 (1.78) Ref.

0.050 (1.27)
3
0.016 (0.41) 6
0.011 (0.28)
0.020 M 0.51 M C
FRONT VIEW
0.118 (3.00)
SIDE VIEW
0.033 (0.84) 6
0.028 (0.71)
0.010 M 0.25 M C A B
0.100 (2.54)
BACK VIEW
0.100 (2.54)
10 Ref.
All Around
0.021 (0.53)
0.019 (0.48)
0.060 (1.52)
Ref.
0.050 (1.27)
0.020 (0.50)
0.050 (1.27)
PIN 1
0.378 (9.60)
Ref.
0.048 (1.22)
0.046 (1.17)
0.019 (0.48) Ref.
0.059 (1.50)
0.155 (3.93)
0.023 (0.58)
END VIEW
PIN 7
0.027 (0.70)
0.059 (1.50)
DETAIL A
0.100 (2.54)
0.100 (2.54)
MOUNTING HOLE PATTERN

(not to scale)
Notes:
1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Dimensions noted are determined at the outermost
extremes of the plastic body exclusive of mold flash, tie
bar burrs, gate burrs, and interlead flash, but including
any mismatch between the top and bottom of the plastic body.
3. Dimensions noted are inclusive of plating thickness.

4. Does not include inter-lead flash or protrusions.
5. Controlling dimensions in inches (mm).
PI-4917-080808
46
Rev. F 01/09
www.powerint.com
TOP252-262
eSIP-7F (L Package)
C
0.403 (10.24)
0.397 (10.08)
0.081 (2.06)
0.077 (1.96)
0.224 (5.69) Ref.
Detail A
2
0.325 (8.25)
0.320 (8.13)
0.290 (7.37)
Ref.
0.177 (4.50) Ref.

0.490 (12.45) Ref.
0.016 (0.41) 6
0.011 (0.28)
0.020 M 0.51 M C
7
0.084 (2.14)
Pin 1 I.D.
0.173 (4.40)
0.163 (4.15)
0.089 (2.26)
0.079 (2.01)
0.047 (1.19) Ref.
0.070 (1.78) Ref.

0.050 (1.27)
0.019 (0.48) Ref.
0.378 (9.60)
Ref.
0.033 (0.84) 6
0.028 (0.71)
0.010 M 0.25 M C A B
SIDE VIEW
TOP VIEW
Exposed pad hidden
0.100 (2.54)
0.113 (2.88)
0.106 (2.68)
BOTTOM VIEW
0.060 (1.52) Ref.
Exposed pad up
0.021 (0.53)
0.019 (0.48)
0.020 (0.50)
0.048 (1.22)
0.046 (1.17)
0.023 (0.58)
END VIEW
0.027 (0.70)
Notes:
1. Dimensioning and tolerancing
per ASME Y14.5M-1994.
2. Dimensions noted are determined
at the outermost extremes of the plastic
body exclusive of mold flash, tie bar
burrs, gate burrs, and interlead flash,
but including any mismatch between the
top and bottom of the plasticPI-5204-071708
body.
3. Dimensions noted are inclusive of
plating thickness.
4. Does not include inter-lead flash or
protrusions.
5. Controlling dimensions in inches (mm).
DETAIL A
PI-5204-091108
Part Ordering Information

TOPSwitch Product Family
HX Series Number
Package Identier
P
Plastic DIP-8C
Plastic SMD-8C
Plastic SDIP-10C
Plastic TO-220-7C
Plastic eSIP-7C
Plastic eSIP-7F
Pin Finish
N
Pure Matte Tin (Pb-Free) (P, G, M, E, L and Y Packages)
Green Mold Compound (TOP256 E package only)
Tape & Reel and Other Options

Blank
TOP 258
N - TL
TL
Standard Congurations
G Package (1000 min/mult.)
47
www.powerint.com
Rev. F 01/09
Revision
Notes
Date
Data sheet release
02/08
Added L package and TOP262
07/08
Changed eSIP-7E to eSIP-7F. Added detail to PI-4917 and PI-5204.
08/08
Released TOP255-259LN and TOP262EN parts.
10/08
Added note for TOP256 P halogen free part availability
01/09
For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power
Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES
NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered
by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A
complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under
certain patent rights as set forth at http://www.powerint.com/ip.htm.
Life Support Policy
POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:
1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii)
whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in signicant
injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause
the failure of the life support device or system, or to affect its safety or effectiveness.
The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert
and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.
2008, Power Integrations, Inc.
Power Integrations Worldwide Sales Support Locations

World Headquarters
5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Phone: +1-408-414-9665
Fax: +1-408-414-9765
e-mail: [email protected]
China (Shanghai)
Room 1601/1610, Tower 1
Kerry Everbright City
No. 218 Tianmu Road West
Shanghai, P.R.C. 200070
Phone: +86-21-6354-6323
Fax: +86-21-6354-6325
China (Shenzhen)
Rm A, B & C 4th Floor, Block C,
Electronics Science and
Technology Bldg., 2070
Shennan Zhong Rd,
Shenzhen, Guangdong,
China, 518031
Phone: +86-755-8379-3243
Fax: +86-755-8379-5828
Germany
..
Rueckertstrasse 3
D-80336, Munich
Germany
Phone: +49-89-5527-3910
Fax: +49-89-5527-3920
India
#1, 14th Main Road
Vasanthanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
Fax: +91-80-4113-8023
Italy
Via De Amicis 2
20091 Bresso MI
Italy
Phone: +39-028-928-6000
Fax: +39-028-928-6009
Japan
Kosei Dai-3 Bldg.
2-12-11, Shin-Yokomana,
Kohoku-ku
Yokohama-shi Kanagwan
222-0033 Japan
Phone: +81-45-471-1021
Fax: +81-45-471-3717
Korea
RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728, Korea
Phone: +82-2-2016-6610
Fax: +82-2-2016-6630
Taiwan
5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu Dist.
Taipei, Taiwan 114, R.O.C.
Phone: +886-2-2659-4570
Fax: +886-2-2659-4550
Europe HQ
1st Floor, St. Jamess House
East Street, Farnham
Surrey GU9 7TJ
United Kingdom
Phone: +44 (0) 1252-730-141
Fax: +44 (0) 1252-727-689
Applications Hotline
World Wide +1-408-414-9660
Singapore
51 Newton Road
Applications Fax
#15-08/10 Goldhill Plaza
World Wide +1-408-414-9760
Singapore, 308900
Phone: +65-6358-2160
Fax: +65-6358-2015

2707

Uploaded by

Copyright:

Available Formats

2707

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

2707

Uploaded by

Copyright:

Available Formats

TOP252-262

Enhanced EcoSmart , Integrated Off-Line Switcher with

Typical Flyback Application.

Heatsink is connected to SOURCE for low EMI

Output Power Table

230 VAC 15%4

230 VAC 15%

Output Power Table. (for notes see page 2).

EcoSmart Energy Efcient

Y Package Option for TOP259-261

Typical Flyback Application TOP259YN, TOP260YN and TOP261YN.

Functional Block Diagram (P and G Packages).

Figure 3b. Functional Block Diagram (M Package).

Figure 3d. Functional Block Diagram TOP259YN, TOP260YN, TOP261YN.

DRAIN (D) Pin:

VOLTAGE MONITOR (V) Pin (Y & M package only):

VUV = IUV RLS + VV (IV = IUV)

EXTERNAL CURRENT LIMIT (X) Pin (Y, M, E and L package):

VUV = 102.8 VDC

Pin Functional Description

See Figure 55b for

Note: Y package for TOP254-258

TOP259-261 Y Package Line Sense and External Current Limit.

VUV = 102.8 VDC

DCMAX@100 VDC = 76%

VUV = IUV RLS + VV (IV = IUV)

See Figure 55b for

Pin Conguration (Top View).

P/G Package Line Sense.

See Figure 55b for other

Duty Cycle (%)

Slope = PWM Gain

P/G Package Externally Set Current Limit.

reduction, output overvoltage protection (OVP), external current

Drain Peak Current

SOURCE (S) Pin:

IC03 ICOFF CONTROL

TOPSwitch-HX Family Functional Description

Control Pin Characteristics (Multi-Mode Operation).

two terminals, VOLTAGE-MONITOR and EXTERNAL CURRENT

current source connected internally between the DRAIN and

Figure 10. Switching Frequency Jitter (Idealized VDRAIN Waveforms).

(half frequency), which may be preferable in some cases such

packages). Duty cycle is reduced from DCMAX through the

On-Chip Current Limit with External Programmability

clamp network, bias winding return or power traces from other

Voltage Monitor and External Current Limit Pin Table*

Three Terminal Operation

Output Overvoltage Protection

Overload Power Limiting

External Current Limit

Multi-Function Pin Table*

Three Terminal Operation

Output Overvoltage Protection

Overload Power Limiting

MULTI-FUNCTION (M) Pin Conguration Options.

The circuit examples shown in Figures 41, 42 and 43 show a

The primary sensed OVP protection circuit shown in Figures 41,

Y, E/L and M Package

(Negative Current Sense - ON/OFF,