Scribd
Upload
364 views2 pages

Digital Electronics Lab - Solution

The document describes a circuit to detect errors in a binary-coded decimal (BCD) code received by a remote receiver. The circuit examines the 4-bit BCD code (A3, A2, A1, A0) and determines if it is a valid code between 0-9 using a multiplexer. The multiplexer is designed to output a HIGH signal if any invalid/error BCD code is detected.

Uploaded by

Meghanand Bhamare
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
Download as pdf or txt
364 views2 pages

Digital Electronics Lab - Solution

The document describes a circuit to detect errors in a binary-coded decimal (BCD) code received by a remote receiver. The circuit examines the 4-bit BCD code (A3, A2, A1, A0) and determines if it is a valid code between 0-9 using a multiplexer. The multiplexer is designed to output a HIGH signal if any invalid/error BCD code is detected.

Uploaded by

Meghanand Bhamare
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
Download as pdf or txt
Download as pdf or txt
You are on page 1/ 2

Digital Electronics Lab - Solution

A BCD code is being transmitted to a remote receiver. The bits are A3, A2, A1, and A0,
with A3 as the MSB. The receiver circuitry includes a BCD error detector circuit that
examines the received code to see if it is a legal BCD code (i.e., ≤1001). Design this
circuit with the help of suitable Multiplexer to produce a HIGH for any error condition.

A3 A2 A1 A0 Y Y(o/p) – (in A0)


0 0 0 0 0 0
0 0 0 1 0
0 0 1 0 0 0
0 0 1 1 0
0 1 0 0 0 0
0 1 0 1 0
0 1 1 0 0 0
0 1 1 1 0
1 0 0 0 0 0
1 0 0 1 0
1 0 1 0 1 1
1 0 1 1 1
1 1 0 0 1 1
1 1 0 1 1
1 1 1 0 1 1
1 1 1 1 1
c[3] U25
7
E
b[0] 4
b[1] 3 I0 5
b[2] 2 I1 Z
DSTM13 b[7:0] I2
b[3] 1
S8 b[4] I3
15
b[5] 14 I4 6
b[6] 13 I5 Z
b[7] 12 I6
I7
DSTM16 c[3:0] c[0] 11
S4 c[1] S0
10
c[2] 9 S1
S2
74151A

You might also like