ARM Cortex-A7 Core Block Diagram

Download as pdf or txt
Download as pdf or txt
You are on page 1of 1

ARM Cortex-A7 Core Block Diagram

Branch Prediction
L1 Instruction Cache
Global History Buffer (2-way set associative)
With Pre-Decoder
8-entry Branch-Target

3 Stages
Address Cache (BTAC)

Controller
Interrupt
8-entry Return Stack
BHT conditional Instruction Fetch
prediction
Loop end prediction

Snoop Control Unit

1 Stage
Bus Interface
AMBA4 Instruction Decode

Timers
128-bit

Instruction Queue 2nd Decoder 1st Decoder


Instruction Queue

1 Stage
Instruction Queue
Controller
L2 Cache

Issue

Shift

Shift
(64-bit path)
Load/Store

Multiply
Floating Point/NEON(64-bit)

Integer

Integer

2-4 Stages
L1 Data

ALU

ALU
Cache

WriteBack

Copyright (c) 2011 Hiroshige Goto All rights reserved.

You might also like